

Jump start your RISCV project with OpenHW

Mike Thompson (OpenHW Group) Jingliang Wang (Futurewei Technologies)

Steve Richmond (Silicon Labs) Lee Moore (Imperas Software Ltd.)

David McConnell & Greg Tumbush (EM Microelectronic-US)





Agenda

- OpenHW Verification Environment
- Reference Model
- Step and Compare
- Conclusion
- Future Work
- Questions






- Provides a robust, comprehensive simulation environment for the CV32E40P RV32IMCZifencei processor
- Freely available on github at openhwgroup/core-v-verif
- Industrial-grade verification
 - UVM environment
 - Runs on any commercial SystemVerilog-compatible simulator
 - Complete code coverage
 - Well-defined comprehensive functional coverage
 - Open and complete verification plans





CORE-V-VERIF Testbench



SYSTEMS INITIATIVE

acce



Environment

• SystemVerilog Components

- tracer: Reports instructions for checking and register writebacks
- step_and_compare: Manages the ISS and checks functionality
- mmram: OBI I/D port stimulus and virtual peripherals
- interrupt_assert: Properties for interrupt coverage/checking
- debug_assert: Properties for debug coverage/checking

- UVM Agents
 - obi: Monitor/functional coverage for OBI
 - debug: Random stimulus of external debug requests
 - interrupt: Random stimulus for external interrupts
 - rv32isa_covg
 - Coverage of all RV32IMCZifencei instructions
 - Includes interrupt and debug requests with instruction execution





UNITED STATES

- VIRTUAL | MARCH 1-4, 2021
 - Directed and random tests supported
 - Directed/custom tests
 - Assembly or C
 - BSP package provides test utilities
 - Random tests
 - Built on Google riscv-dv to generate random tests
 - Fully randomize external iterations during random test
 - Interrupt, debug requests
 - OBI I/D RAM stalls

• YAML test specifications

Tests

- Control simulation
 - Run-time plusargs
- Control random test generation
 - Knobs to instruction set generator






corev-dv

- Customization layer based on Google riscv-dv
- riscv-dv is included via a *git clone* by make when generating a test
- OpenHW corev-dv extensions
 - Custom configuration for cv32e40p
 - M-mode register fields for cv32e40p interrupts
 - Nested interrupt support
 - Debug ROM stack for more robust debug tests
 - M-mode CSR stimulus with interrupts
 - Numerous directed streams to achieve better ISA coverage, especially around jumps and branches





Reference Model





© OpenHW Group



- Reference model is central to the DV plan and overall verification quality
- Imperas reference model covers the envelope of the full RISC-V specification
- OVP model is a binary shared object of a RISC-V CPU model
- Encapsulated into a SystemVerilog module, using SystemVerilog DPI
- Instanced in SystemVerilog design or testbench as a module
- Control interface
- State Interface

Interrupt Scoreboard

Agent



Functional

Coverage

VIRTUAL | MARCH 1-4, 2021

Debug

Agent


Imperas

Reference Model

SV - DPI Wrapper



Reference Model Extended Config



- Custom Extensions
 - Control & State Registers (CSR)
 - Instructions
- Example: Debug Specification
 - Highly configurable with options, and customizable
 - Many possible subset selections.
 - User configurable





Debug

Agent

SV - DPI Wrapper

imperas

Reference Model

Reference Model Instruction Execution

- Instruction execution continued to retirement
 - State update
- Instruction execution discontinued by exception
 - Synchronous
 - Misaligned load/store
 - Illegal instruction (privileged, unsupported)
 - Asynchronous
 - Interrupts
 - Debug-Request
- Instruction execution to halt
 - WFI



Functional


Coverage

Interrupt Scoreboard

Agent


Custom

Ext





Reference Model Encapsulation








UNITED STATES

VIRTUAL | MARCH 1-4, 2021

Reference Model Debug/Analysis Capabilities





RTL Debug

Clk_to_RTL				
state	STEP_ STEP_RTL	STEP_OVP STEP_RTL		
Step_RTL		,		
RTL_retire	Active	Active		
Step_RM				
RM_retire	Active Active	Active		
Compare	Active Active	Active		
insn_pc[31:0]	0000012C	00000130		
insn_disas	csrrw x0, x12, 0x341	jal x1, 38124		


S/W Debug



S/W Trace

			0x0000000000000130(main+66): 7080000# jal ra,008
	3.401		0x00000000000000000(puts+4); #F81ab03 1w a0, -1800(gp)
			eccession and a second
ofe.	1.4.0	"root/opa";	0s00000000000000000748('puts_r): fe010113 addit sp.sp32
			0x000000000000000000000000000000000000
	10.0224	'root/opu';	0=000000000000007=0(puts_r+14): 01312023 sw s3.12(sp) 0=000000000000007=0(puts_r+14): 01312023 sw s3.0(sp)
			0000330C 0x0000000000000007C8(_puts_r+20): 00058913 mv s2,41
	1071	'reet/cpu',	0x00000000000000000766(_puts_r+24); 000000063 begz a0,7dc 0x000000000000000000000000000 (puts_r+28); 000000063 begz a0,7dc
nro			

S/W Analysis






Step and Compare


- Imperas Reference Model (RM) used in step-and-compare mode
- RTL and RM in sync at an instruction level
- Invaluable for debug
- No modifications to RTL
- Testbench keeps RTL and RM in sync
- Tracer flags testbench that RTL completed an instruction





Step and Compare









Step and Compare Example

12c: csrw mepc, a2	converted	12c: csrrw x0, x12, 0x341
130: jal ra, 961c	by tracer	130: jal x1, 38124

Clk_to_RTL		
state	STEP_• (STEP_RTL	STEP_OVP STEP_RTL
Step_RTL		
RTL_retire	Active	Active
Step_RM		
RM_retire	Active Active	Active
Compare	Active _l Active	Active
insn_pc[31:0]	0000012C	00000130
insn_disas	csrrw x0, x12, 0x341	jal x1, 38124





Compare

- Compare is done in the COMPARE state
 - PC
 - GPRs
 - CSRs





GPR Compare

VIRTUAL | MARCH 1-4, 2021

Issue: Instructions using the EX WB stage update GPR *after* the RTL retire signal

Clk_to_RTL 0 STEP_R• STEP_OVP STEP_RTL STEP OVP STEP state Step_RTL 0 RTL retire Active Active Inactive Active 00003784 0000364C RTL_GPR[8] 'h 00003784 insn_regs_write[0] ['h 08,'h 0000364C► Step_RM RM retire Inactive Active Active 'h 00003784 00003784 0000364C RM_GPR[8] Active Compare Inactive Active 000019 \00001934 000019 'h 00001934 insn_pc[31:0] x8, 24(x2) insn_disas "lw ▶ || lw lw SW



lw x8, 24(x2) completes

Compare fails

x8 updates



GPR Compare

Fix: Use tracer queue insn_regs_write

Contains address/data of any GPR updated in EX WB stage

insn_regs_write[0].address=8 Insn_regs_write[0].data=0x364C

Clk_to_RTL	0		
state	STEP_OVP	STEP_R STEP_OVP (STE)	P_RTL (STEP_O
Step_RTL	0		
RTL_retire	Inactive	Active Active	Active
RTL_GPR[8]	'h 00003784	00003784	(0000364C
insn_regs_write[0]	{'h 08,'h 0000364C	A A A A A A A A A A A A A A A A A A A	
Step_RM	1		
RM_retire	Inactive	Active	ve
RM_GPR[8]	'h 00003784	0000378 <mark>4</mark> χ́0000	0364C
Compare	Inactive	Active	ve
insn_pc[31:0]	'h 00001934	000019• (00001934	<u>(</u> 000019
insn_disas	"lw 🕨	sw 🙀 lw x8, 24(x2)) lw



lw x8, 24(x2) completes Compare / succeeds



CSR Compare

- At RTL Retire CSRs have updated and are probed directly
- At RM Retire predicted CSRs written to array CSR
- Array CSR traversed at compare event

```
foreach(iss_wrap.cpu.CSR[index]) begin
csr_val = 0;
case (index)
"misa" : csr_val = `CV32E40P_CORE.cs_registers_i.MISA_VALUE;
"mie" : csr_val = `CV32E40P_CORE.cs_registers_i.mie_q;
...
endcase
check_32bit(.compared(index),
    .expected(iss_wrap.cpu.CSR[index]),
    .actual(csr_val));
```

SYSTEMS INITIATIVE

acce



Conclusion

- CV32E40P RISCV CPU is fully verified and open source
- Functional and Code Coverage is 100%
- All tests pass





Future Work

- CVA6
- CV32E4
- CV32E2
- Common Tracer interface for RTL and RM, similar to RVFI
- Google riscv-dv generator as a UVM component

GET INVOLVED!





Questions?

