

2023  
DESIGN AND VERIFICATION™  
**DVCON**  
CONFERENCE AND EXHIBITION

**UNITED STATES**

SAN JOSE, CA, USA  
FEBRUARY 27-MARCH 2, 2023

# Understanding the RISC-V Verification Ecosystem

Simon Davidmann, Imperas Software

Aimee Sutton, Imperas Software

Lee Moore, Imperas Software



# Not talking about these familiar concepts...

- SystemVerilog simulators, UVM
  - Formal
  - CI technology
  - Hardware assist
  - FPGA prototyping
  - VHDL
  - Virtual platforms
  - Verification services companies
- => All very important, but not covered in this talk....

# Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary

# Agenda



- **Introduction to Imperas**
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary

# Imperas

- 2008 – developed world class processor modeling & simulation solutions for many ISAs for virtual prototyping and software development
  - A good, growing, and profitable business
- 2016 started looking at RISC-V
- 2018 RISC-V processor developers started using Imperas RISC-V model as reference for their hardware verification
- For last 5 years have been assisting companies with their RISC-V DV needs
- For last 4 years started working collaboratively with free and open source solutions
  - e.g. OpenHW Group open source highly verified industrial quality RISC-V cores
- For last 3 years working on RISC-V verification standards and advanced methodologies
- 2022 Introduced first RISC-V processor DV solution that works out-of-the-box



# riscvOVPsimPlus / riscvISATESTS – Commercial firms



Downloaders from OVPworld of riscvOVPsimPlus / riscvISATESTS (21-feb-2023)







# Agenda

- Introduction to Imperas
- ➔ • **Introduction to RISC-V**
  - RISC-V processor verification challenges
    - Why is RISC-V processor DV so critical?
  - RISC-V processor verification environment components
  - RISC-V Verification approaches
  - RISC-V Verification standards
  - RISC-V Verification IP
  - Functional coverage for RISC-V processors
  - Verification Case studies
    - OpenHW Group CV32E40X processor
    - Wally RISC-V processor
  - Summary



# About RISC-V



- Developed by researchers at Berkeley in 2010 under Prof. Patterson
- RISC-V is an open standard Instruction Set Architecture (ISA) enabling a new era of processor innovation through open collaboration
- RISC-V International ([riscv.org](http://riscv.org)) is the global non-profit home of the RISC-V ISA, related specifications, and stakeholder community
  - 3,000+ RISC-V members across 70+ countries contribute and collaborate to define RISC-V open specifications as well as convene and govern related technical, industry, domain, and special interest groups

# RISC-V Reference card (2018)

| Open RISC-V Reference Card                 |                         |                     |                        | Open RISC-V Reference Card                                       |                       |                           |   | Optional Vector Extension: RVV                                |                             |                           |                      |                                |                       |                          |                  |
|--|-------------------------|---------------------|------------------------|--|-----------------------|---------------------------|---|---|-----------------------------|---------------------------|----------------------|--------------------------------|-----------------------|--------------------------|------------------|
| Base Integer Instructions: RV32I and RV64I |                         |                     |                        | RV Privileged Instructions                                       |                       |                           |   | Optional Multiply-Divide Instruction Extension: RVM           |                             |                           |                      | Optional Vector Extension: RVV |                       |                          |                  |
| Category                                   | Name                    | RV32I Base          | +RV64I                 | Category   | Name                  | RV mnemonic               |   | Category  | Name                        | RV32M (Multiply-Divide)   | +RV64M               | Category                       | Name                  | RV32V/RV64V              |                  |
| Shifts                                     | Shift Left Logical      | R SLL rd,rs1,rs2    | SLLW rd,rs1,rs2        | Trap Machine-mode trap return                                    | R MRET                |                           |   | Multiply  | Multiply                    | R MUL rd,rs1,rs2          | MULW rd,rs1,rs2      | SET Vector Len.                | R SETVL rd,rs1        |                          |                  |
|  | Shift Left Log. Imm.    | I SLLI rd,rs1,shamt | SLLIW rd,rs1,shamt     | Supervisor-mode trap return                                      | R SRET                |                           |   |   | Multiply High               | R MULH rd,rs1,rs2         | MULHW rd,rs1,rs2     |                                | Multiply High         | R VMULH rd,rs1,rs2       |                  |
|  | Shift Right Logical     | R SRL rd,rs1,rs2    | SRLW rd,rs1,rs2        | Interrupt Wait for Interrupt                                     | R WFI                 |                           |   |   | Multiply High Sign/Uns      | R MULHSU rd,rs1,rs2       | MULHSUW rd,rs1,rs2   |                                | REMmainder            | R VREM rd,rs1,rs2        |                  |
|  | Shift Right Log. Imm.   | I SRLI rd,rs1,shamt | SRLIW rd,rs1,shamt     | MMU Virtual Memory FENCE   | R MFENCE              | RV32M_VMA rs1,rs2         |   |   | Multiply High Uns           | R MULHU rd,rs1,rs2        | MULHUW rd,rs1,rs2    |                                | REMAnder Unsigned     | R REMUW rd,rs1,rs2       |                  |
| Shift Right Arithmetic                     | Shift Right Arith. Imm. | R SRA rd,rs1,rs2    | SRAW rd,rs1,rs2        | <b>Examples of the 60 RV Pseudo-instructions</b>                 |                       |                           |   | Divide  | Divide                      | R DIV rd,rs1,rs2          | DIVW rd,rs1,rs2      | Shift Right Log.               | R VSRL rd,rs1,rs2     |                          |                  |
|  | Shift Right Arith. Imm. | I SRAI rd,rs1,shamt | SRAIW rd,rs1,shamt     | Branch = 0 (BEQ rs,x0,imm)                                       | J BEQ rs,imm          |                           |   |   | Divide Unsigned             | R DIVU rd,rs1,rs2         | DIVUW rd,rs1,rs2     |                                | Shift Right Arith.    | R VSSA rd,rs1,rs2        |                  |
|  | Arithmetic ADD          | R ADD rd,rs1,rs2    | ADDW rd,rs1,rs2        | Jump (uses JAL x0,imm)   | J J imm               |                           |   |   | Remainder                   | R REM rd,rs1,rs2          | REMW rd,rs1,rs2      |                                | Load                  | I VLD rd,rs1,imm         |                  |
|  | ADD Immediate           | I ADDI rd,rs1,imm   | ADDIW rd,rs1,imm       | MoVe (uses ADDI rd,rs,0)   | R MV rd,rs            |                           |   |   | Remainder Unsigned          | R REMU rd,rs1,rs2         | REMUW rd,rs1,rs2     |                                | Load Strided          | R VLDL rd,rs1,imm        |                  |
| Logical                                    | XOR                     | R XOR rd,rs1,rs2    | XORW rd,rs1,rs2        | Return (uses JALR x0,0,rs)                                       | I RET                 |                           |   | <b>Optional Atomic Instruction Extension: RVA</b>             |                             |                           |                      | LoadD IndexD                   | R VLDD rd,rs1,imm     |                          |                  |
|  | XOR Immediate           | I XORI rd,rs1,imm   | XORIW rd,rs1,imm       | <b>Optional Compressed (16-bit) Instruction Extension: RV32C</b> |                       |                           |   | Reserved  | R LR.W rd,rs1               | LR.D rd,rs1               | Store Strided        |                                | R VSTS rd,rs1,rs2     |                          |                  |
|  | OR                      | R OR rd,rs1,rs2     | ORW rd,rs1,rs2         | Category   | Name                  | RV32C                     | RISC-V equivalent                                       |   | Store                       | R SC.W rd,rs1,rs2         | SC.D rd,rs1,rs2      |                                | Store IndexD          | R VSTX rd,rs1,rs2        |                  |
|  | OR Immediate            | I ORI rd,rs1,imm    | ORIW rd,rs1,imm        | Loads  | CL                    | C.LW rd,rs1,rs1',imm      | LW rd,rs1,rs1',imm*4                                    |   | Swap                        | R AMOSWAP.W rd,rs1,rs2    | AMOSWAP.D rd,rs1,rs2 |                                | AMO SWAP              | R AMOSWAP rd,rs1,rs2     |                  |
| AND  | R AND rd,rs1,rs2        | ANDW rd,rs1,rs2     | Load Word SP           | CI   | C.LWSP rd,imm         | LW rd,rs1,imm*4           | Add   |   | R AMOADD.W rd,rs1,rs2       | AMOADD.D rd,rs1,rs2       | AMO ADD              | R AMOADD rd,rs1,rs2            |                       |                          |                  |
| Compare                                    | Set <                   | R SLT rd,rs1,rs2    | SLTW rd,rs1,rs2        | Float Load Word SP   | CI                    | C.FLW rd,rs1',rs1',imm*8  | FLW rd,rs1,rs1',imm*8                                   | Logical   | R AMOXOR.W rd,rs1,rs2       | AMOXOR.D rd,rs1,rs2       | AMO XOR              | R AMOXOR rd,rs1,rs2            |                       |                          |                  |
|  | Set < Immediate         | I SLTI rd,rs1,imm   | SLTIW rd,rs1,imm       | Float Load Double  | CI                    | C.FLD rd,rs1',rs1',imm*16 | FLD rd,rs1,rs1',imm*16                                  | AND   | R AMOAND.W rd,rs1,rs2       | AMOAND.D rd,rs1,rs2       | AMO AND              | R AMOAND rd,rs1,rs2            |                       |                          |                  |
|  | Set < Imm Unsigned      | I SLTIU rd,rs1,imm  | SLTIUW rd,rs1,imm      | Float Load Double SP   | CI                    | C.FLDSP rd,imm            | FLDSP rd,rs1,imm*16                                     | OR  | R AMOOR.W rd,rs1,rs2        | AMOOR.D rd,rs1,rs2        | AMO OR               | R AMOOR rd,rs1,rs2             |                       |                          |                  |
|  | Set < Imm Unsigned      | I SLTIU rd,rs1,imm  | SLTIUW rd,rs1,imm      | Stores Store Word  | CS                    | C.SW rs1',rs2',imm*4      | SW rs1',rs2',imm*4                                      | Min/Max   | R AMOMIN.W rd,rs1,rs2       | AMOMIN.D rd,rs1,rs2       | AMO MINIMUM          | R AMOMIN rd,rs1,rs2            |                       |                          |                  |
| Branches                                   | Branch =                | B BEQ rs1,rs2,imm   | BEQW rs1,rs2,imm       | Store Word SP  | CS                    | C.SWSP rs2,imm            | SWSP rs2,rs1,imm*4                                      | Minimum   | R AMOMIN.W rd,rs1,rs2       | AMOMIN.D rd,rs1,rs2       | AMO MAXIMUM          | R AMOMAX rd,rs1,rs2            |                       |                          |                  |
|  | Branch <                | B BNE rs1,rs2,imm   | BNEW rs1,rs2,imm       | Float Store Word   | CS                    | C.FSW rs1',rs2',imm*8     | FSW rs1',rs2',imm*8                                     | Minimum Unsigned  | R AMOMINU.W rd,rs1,rs2      | AMOMINU.D rd,rs1,rs2      | Predicate =          | R VPKTE rd,rs1,rs2             |                       |                          |                  |
|  | Branch >                | B BGT rs1,rs2,imm   | BGTW rs1,rs2,imm       | Float Store Double   | CS                    | C.FSD rs1',rs2',imm*16    | FSD rs1',rs2',imm*16                                    | Two Optional Floating-Point Instruction Extensions: RVF & RVD |                             |                           |                      |                                |                       |                          |                  |
|  | Branch <=               | B BLE rs1,rs2,imm   | BLEW rs1,rs2,imm       | Store Double SP  | CS                    | C.FSDSP rs2,imm           | FSDSP rs2,rs1,imm*16                                    | Category  | Name                        | RV32F(FD) (SP,DP Fl. Pt.) | +RV64F(FD)           | Predicate >                    | R VPKTE rd,rs1,rs2    |                          |                  |
| Jump & Link                                | Jump & Link Register    | R JAL rd,rs1,imm    | JALW rd,rs1,imm        | Arithmetic ADD   | CR                    | C.ADD rd,rs1,rs2          | ADD rd,rs1,rs2  | Move from Integer   | R FCVT.W rd,rs1             | FV.D rd,rs1               | Predicate AND        | R VPAND rd,rs1,rs2             |                       |                          |                  |
|  | Jump & Link Register    | R JALR rd,rs1,imm   | JALRW rd,rs1,imm       | ADD Immediate  | CI                    | C.ADDI rd,imm             | ADDI rd,rs1,imm   | Move to Integer   | R FCVT.D rd,rs1             | FV.W rd,rs1               | Pred. AND NOT        | R VPMAND rd,rs1,rs2            |                       |                          |                  |
|  | Synch thread            | I FENCE             |                        | ADD SP Imm * 16  | CI                    | C.ADDI16SP rd,imm         | ADDI16SP rd,rs1,imm*16                                  | Convert From Int Unsigned                                     | R FCVT.(S)D.W rd,rs1        | FCVT.(S)D.L rd,rs1        | Predicate OR         | R VPOR rd,rs1,rs2              |                       |                          |                  |
|  | Synch Instr & Data      | I FENCE.I           |                        | ADD SP Imm * 4   | CIW                   | C.ADDI4SPN rd,imm         | ADDI4SPN rd,rs1,imm*4                                   | Convert To Int Unsigned                                       | R FCVT.(S)D.W rd,rs1        | FCVT.L (S)D rd,rs1        | Predicate XOR        | R VPXOR rd,rs1,rs2             |                       |                          |                  |
| Environment                                | CALL                    | I ECALL             |                        | AND Immediate  | CI                    | C.ANDI rd,imm             | ANDI rd,rs1,imm   | Convert To Int Unsigned                                       | R FCVT.W (S)D rd,rs1        | FCVT.L (S)D rd,rs1        | Predicate NOT        | R VPNOT rd,rs1                 |                       |                          |                  |
|  | BREAK                   | I EBREAK            |                        | OR   | CR                    | C.OR rd,rs1,rs2           | OR rd,rs1,rs2   | Call Convention   | R FCVT.WU (S)D rd,rs1       | FCVT.WU (S)D rd,rs1       | Pred. SWAP           | R VPSWAP rd,rs1                |                       |                          |                  |
|  | BREAK                   | I EBREAK            |                        | eXclusive OR   | CR                    | C.XOR rd,rs1,rs2          | XOR rd,rs1,rs2  | Load  | I FLW.D rd,rs1,imm          | Calling Convention        | MOVE                 | R VMOV rd,rs1                  |                       |                          |                  |
|  | BREAK                   | I EBREAK            |                        | MoVe   | CR                    | C.MV rd,rs1,rs2           | MV rd,rs1,rs2   | Store   | R FSW.D rd,rs1,imm          | Register                  | ABI Name Saver       | Convert                        | R VCVT rd,rs1         |                          |                  |
| Control Status Register (CSR)              | Read/Write              | I CSRW rd,csr,rs1   |                        | AND Immediate  | CI                    | C.ANDI rd,imm             | ANDI rd,rs1,imm   | Arithmetic ADD  | R FADD.(S)D rd,rs1,rs2      | x0                        | zero                 | ---                            | ADD                   | R VADD rd,rs1,rs2        |                  |
|  | Read & Set Bit          | I CSRSS rd,csr,rs1  |                        | OR   | CR                    | C.OR rd,rs1,rs2           | OR rd,rs1,rs2   | SUBtract  | R FSUB.(S)D rd,rs1,rs2      | x1                        | ra                   | Caller                         | SUBtract              | R VSUB rd,rs1,rs2        |                  |
|  | Read & Clear Bit        | I CSRRC rd,csr,rs1  |                        | eXclusive OR   | CR                    | C.XOR rd,rs1,rs2          | XOR rd,rs1,rs2  | MULTIPLY  | R FMUL.(S)D rd,rs1,rs2      | x2                        | sp                   | Callee                         | MULTIPLY              | R VMUL rd,rs1,rs2        |                  |
|  | Read/Write Imm          | I CSRRWI rd,csr,imm |                        | MoVe   | CR                    | C.MV rd,rs1,rs2           | MV rd,rs1,rs2   | DIVide  | R FDIV.(S)D rd,rs1,rs2      | x3                        | gp                   | ---                            | DIVide                | R VDIV rd,rs1,rs2        |                  |
| Loads                                      | Load Byte               | I LB rd,rs1,imm     |                        | Load Immediate   | CI                    | C.LI rd,imm               | LDI rd,rs1,imm  | SQUARE ROOT   | R FSQRT.(S)D rd,rs1         | x4                        | tp                   | ---                            | SQUARE ROOT           | R VSQRT rd,rs1,rs2       |                  |
|  | Load Halfword           | I LH rd,rs1,imm     |                        | Shifts Shift Left Imm  | CI                    | C.SLLI rd,imm             | SLLI rd,rs1,imm   | Multi-Add   | R FMADD.(S)D rd,rs1,rs2,rs3 | x5-7                      | t0-2                 | Callee                         | MULTIPLY-ADD          | R VFMADD rd,rs1,rs2,rs3  |                  |
|  | Load Byte Unsigned      | I LBU rd,rs1,imm    |                        | Shift Right Ar. Imm.   | CI                    | C.SRAI rd,imm             | SRAI rd,rs1,imm   | Negative Multiply-SUBtract                                    | R FNSUB.(S)D rd,rs1,rs2,rs3 | x8                        | s0/Ep                | Callee                         | MULTIPLY-SUB          | R VFNMSUB rd,rs1,rs2,rs3 |                  |
|  | Load Half Unsigned      | I LHU rd,rs1,imm    |                        | Shift Right Log. Imm.  | CI                    | C.SRLI rd,imm             | SRLI rd,rs1,imm   | Negative Multiply-SUBtract                                    | R FNSUB.(S)D rd,rs1,rs2,rs3 | x9                        | s1                   | Callee                         | Neg. Mul.-SUB         | R VFNMSUB rd,rs1,rs2,rs3 |                  |
| Stores                                     | Store Byte              | S SB rd,rs1,rs2,imm |                        | Branches Branch=0  | CB                    | C.BEQ rs1',imm            | BNE rs1',x0,imm   | Negative Multiply-ADD   | R FNADD.(S)D rd,rs1,rs2,rs3 | x10-11                    | a0-1                 | Callee                         | Neg. Mul.-ADD         | R VFNMSUB rd,rs1,rs2,rs3 |                  |
|  | Store Halfword          | S SH rd,rs1,rs2,imm |                        | Branch=0   | CB                    | C.BNEZ rs1',imm           | BNE rs1',x0,imm   | Sign Inject   | R FNSIGN.(S)D rd,rs1,rs2    | x12-17                    | a2-7                 | Callee                         | SIGN Inject           | R VSIGN rd,rs1,rs2       |                  |
|  | Store Word              | S SW rd,rs1,rs2,imm |                        | Jump   | CJ                    | C.J imm                   | JAL rd,rs1,imm  | Negative SIGN source  | R FNSIGN.(S)D rd,rs1,rs2    | x18-27                    | s2-11                | Callee                         | Neg SIGN Inject       | R VSIGN rd,rs1,rs2       |                  |
|  | Store Word              | S SW rd,rs1,rs2,imm |                        | Jump Register  | CR                    | C.JR rd,rs1               | JALR rd,rs1,rs1   | Xor SIGN source   | R FNSIGN.(S)D rd,rs1,rs2    | x28-31                    | t3-t6                | Callee                         | Xor SIGN Inject       | R VSIGN rd,rs1,rs2       |                  |
| 32-bit Instruction Formats                 | Read/Write Imm          | I CSRRWI rd,csr,imm |                        | Jump & Link Register   | CJ                    | C.JAL imm                 | JAL rd,rs1,imm  | Min/Max   | R FMIN.(S)D rd,rs1,rs2      | t0-7                      | ft0-7                | Callee                         | MINIMUM               | R VMIN rd,rs1,rs2        |                  |
|  | Read & Clear Bit Imm    | I CSRRCI rd,csr,imm |                        | System Env. BREAK  | CI                    | C.EBREAK                  | EBREAK  | Maximum   | R FMAX.(S)D rd,rs1,rs2      | t8-9                      | ft8-9                | Callee                         | MAXIMUM               | R VMAX rd,rs1,rs2        |                  |
|  | Read & Clear Bit Imm    | I CSRRCI rd,csr,imm |                        | <b>Optional Compressed Extension: RV64C</b>                      |                       |                           |   | Compare compare Float <                                       | R FCMP.F (S)D rd,rs1,rs2    | t10-11                    | ft10-11              | Callee                         | XOR                   | R VXOR rd,rs1,rs2        |                  |
|  | Read & Clear Bit Imm    | I CSRRCI rd,csr,imm |                        | Category   | Name                  | RV64C                     | RISC-V (except C.JAL, 4 word loads, 4 word stores) plus |   | compare Float <             | R FCMP.D (S)D rd,rs1,rs2  | t12-17               | ft12-17                        | Callee                | OR                       | R VOR rd,rs1,rs2 |
| Read & Clear Bit Imm                       | I CSRRCI rd,csr,imm     |                     | ADD Imm. Word (C.ADDW) | CIW  | C.ADDW rd,rs1,rs2,imm | ADDW rd,rs1,rs2,imm       | compare Float <=  |   | R FCMPLE.(S)D rd,rs1,rs2    | t18-27                    | ft18-27              | Callee                         | AND                   | R VAND rd,rs1,rs2        |                  |
| Read & Clear Bit Imm                       | I CSRRCI rd,csr,imm     |                     | SUBtract Word (C.SUBW) | CIW  | C.SUBW rd,rs1,rs2,imm | SUBW rd,rs1,rs2,imm       | Configure   |   | R FCCLASS.(S)D rd,rs1       | t28-31                    | ft28-31              | Callee                         | CLASS                 | R VCLASS rd,rs1          |                  |
| 16-bit (RVC) Instruction Formats           | Read & Clear Bit Imm    | I CSRRCI rd,csr,imm |                        | Store Doubleword SP (C.SD)                                       | CS                    | C.SD rd,rs1,rs2,imm       | SD rd,rs1,rs2,imm                                       | Read Rounding Mode  | R FRM rd                    | ra                        | ra                   | Hardwired zero                 | SET Data Conf.        | R VSEITDPO rd,rs1        |                  |
|  | Read & Clear Bit Imm    | I CSRRCI rd,csr,imm |                        | Store Doubleword SP (C.SD)                                       | CS                    | C.SD rd,rs1,rs2,imm       | SD rd,rs1,rs2,imm                                       | Return address  | R FRRM rd                   | ra                        | ra                   | EXTRACT                        | R VEXTRACT rd,rs1,rs2 |                          |                  |
|  | Read & Clear Bit Imm    | I CSRRCI rd,csr,imm |                        | Store Doubleword SP (C.SD)                                       | CS                    | C.SD rd,rs1,rs2,imm       | SD rd,rs1,rs2,imm                                       | Read Flags  | R FRFLAG rd                 | sp                        | sp                   | MERGE                          | R VMERGE rd,rs1,rs2   |                          |                  |
|  | Read & Clear Bit Imm    | I CSRRCI rd,csr,imm |                        | Store Doubleword SP (C.SD)                                       | CS                    | C.SD rd,rs1,rs2,imm       | SD rd,rs1,rs2,imm                                       | Swap Status Reg   | R FRSR rd,rs1               | gp                        | gp                   | Global pointer                 | R VSELECT rd,rs1,rs2  |                          |                  |

Initially 47 instructions, now over 1,000, in 70+ ISA extensions

RISC-V Integer Base (RV32I/64I), privileged, and optional RV32C/64C. Registers x1-x31 and the PC are 32 bits wide in RV32I and 64 in RV64I (x0=0). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.

RISC-V calling convention and five optional extensions: 8 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-bit data (RV32F, RV32D); and 53 RV32V. Using regex notation, {} means set, so FADD.{F|D} is both FADD.F and FADD.D. RV32V adds vector registers v0-v31, vector predicate registers vp0-vp7, and vector length register vl. RV64 adds a few instructions: RVM gets 4, RVA 11, RVF 6, RVD 6, and RVV 0.





# RISC-V Profiles & Platforms

## 2022 Profiles

RVA22\_[32,64] - Application Profile Extensions

RVM22\_[32,64] - Microcontroller Profile Extensions

- 2020 Profiles
- Vector
- Crypto
- Bit Manipulation
- Packed SIMD
- Virtual Memory
- Cache Management Operations
- Alternate Floating Point Formats
- Code size reduction & Embedded Support
- TEE
- JIT support instructions
- 



## 2022 Platform Definitions

- What is this for?
  - Limited variations for distros to support
  - Complete description for software to optimize and customize to the platform
- Initial Targets
  - Linux Dev
  - RTOS (TBD)
- Content
  - Profiles
  - Binary Interfaces
  - Discovery
  - Device tree
  - ...



- Ways of grouping the many extensions....

# RISC-V Evolving (2022)

## Adaptable



### Today

- Bases: RV32I, RV64I
- Extensions (70 to date): ACDFHMQV, priv 1.12, SV\*, Zb, Zfinx, Crypto Scalar, etc.
- Non-ISA: psABI, SBI, UEFI, Etrace
- Organization: 9 committee, 28 Special Interest Groups (strategy, gap analysis & prioritization), 26 Task Groups (creating specifications)
- Member defined custom extensions (X). for example XVentanaCondOps or V0.7
- No baggage
- Efficient: modular, modern ISA

### Tomorrow

- Bases: RV32E, RV64E
  - Profiles: RV120, RVA20, RVA22, RVA23
  - Extensions (~30): Crypto Vector, Zc, subsets, etc.
  - Non-ISA: ACPI, AP-TEE, IOMMU, IOPMP, Nexus, PLIC, SEE, Security Model, Unified Discovery, Watchdog Timer, CMQRI
- ~
- Bases: RV128I
  - Profiles: RVA24, RVM
  - Platforms: OS-A, OS-M
  - Extensions: P, Matrix
  - Beyond: CHERI, GPU





# Agenda

- Introduction to Imperas
- Introduction to RISC-V
- ➔ • **RISC-V processor verification challenges**
  - **Why is RISC-V processor DV so critical?**
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary

# The RISC-V Disconnect

RISC-V Core User

*Expects core quality to be  
the same as Arm*

# RISC-V

RISC-V Core Developer

*Unlikely to have resources needed be  
able to develop all the technologies  
required to perform the same level of  
verification as Arm*

# Putting Processor Verification into Context....

1,000,000,000,000,000

The number of verification cycles Arm uses when verifying an Arm core

- SystemVerilog simulator executes 2,000 cycles / second  
=> 15,000 SystemVerilog simulators running for 1 year
- HW emulator or FPGA runs at 1,000,000 cycles / second  
=>30 years of running needed...
- OK – so this is for high end performance OoO, MP, VM cores (full apps processors)
  - Embedded processors will be an order of magnitude less...

# RISC-V Design Verification Challenges

- Processor verification has been a niche discipline
  - Proprietary techniques
- No industry-standard best practices or verification IP
  - Until recently... (stay tuned)
- Techniques from ASIC/SoC verification are insufficient
- New methods are required
  - Take advantage of what has worked in the ASIC world
  - Add to it and enhance for RISC-V



# So what is being done in the RISC-V world

- In the RISC-V world, it is unlikely that one company can spend the \$ or can hire the people to develop all they need...
  - [Arm relies on ISA / design royalty, Intel relies on silicon sale...]
- 1) Partnering and Collaboration in non-competitive areas
- 2) Attracting players into the verification ecosystem to develop needed solutions
- 3) Building standards to facilitate re-use and efficiency
- If it does not differentiate your product offering / company
  - You can collaborate externally
  - You can license commercial tools

# So what have we learnt in last 5 years...

## There are many approaches for 'verification' of new processors

- Does a program run? – 'hello world' tests
  - Is there simple correct computation? – 'self checking tests'
- } Simple tests
- Signature checking – 'post simulation signature dump compares'
  - Trace log checking – 'post simulation trace file compare'
- } Compliance
- Basic step and compare co-simulation – 'instruction retire compare'
  - Advanced, e.g. commercial solutions – 'async-lock-step-compare'
- } Verification
- [Note: this discussion is only about dynamic simulation verification – there are of course many excellent commercial formal verification solutions]

# Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?

## ➔ • **RISC-V processor verification environment components**

- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary

# RISC-V processor verification environment components

- Test Programs
- Instruction Set Simulators
- DUT + Tracer
- Processor reference model
- Verification IPs




# Test programs

- Directed tests
  - Write your own
  - Compliance tests (RISC-V International)
  - Architectural Compatibility test suites (Imperas open source riscvISATESTS)
  - Configurable Commercial test suites (e.g. Imperas PMP and Vector)
  - Other open source, e.g. OpenHW directed test suites (synchronous & asynchronous)
- Instruction stream generators (ISG)
  - Configurable to match processor extensions
  - Open source solutions
    - e.g. riscv-dv (Google / CHIPS Alliance)
  - Commercial solutions
    - e.g. Valtrix STING

# Instruction Set Simulators


- ISS

- Simulate the execution of a program on a processor
- Produce a trace file output
- Open source solutions
- Commercial/closed-source solutions
  - e.g. riscvOVPsimPlus




# DUT + Tracer

- DUT (Design Under Test)
  - RTL for RISC-V processor
  - Memory model and bus i/f
  - Ability to load test program into memory
- Tracer
  - Extracts information needed for DV
    - e.g. PC, register values
  - Bespoke to particular microarchitecture
  - Often written by processor designers
  - Can use RVVI-TRACE standard



# Processor Reference Model


- Reference model requirements:
  - Configurable to select RISC-V ISA extensions
  - Ability to extend / add customizations (e.g. instructions, CSRs)
  - Can run in co-simulation configuration
  - Can be controlled from other simulator
  - Ability to “step” reference model at significant events (retire, trap)
  - Can run in lock-step with the RTL simulator
  - Functions to query state of model for comparison





# Imperas is used as RISC-V Golden Reference Model

**imperas**




<http://www.imperas.com/riscv>

- Imperas provides full RISC-V Specification envelope model
- Industrial quality model /simulator of RISC-V processors for use in compliance, verification and test development
- Complete, fully functional, configurable model / simulator
  - All 32bit and 64bit features of ratified User and Privilege RISC-V specs
  - Vector extension, versions 0.7.1, 0.8, 0.9, 1.0
  - Bit Manipulation extension, versions 0.90, 0.92, 0.93, 0.94, 1.0.0
  - Hypervisor version 0.6.1, 1.0
  - Debug versions 0.13.2, 0.14, 1.0.0
  - K - Crypto Scalar version 0.7.1, 1.0.0
  - K - Crypto Vector version 0.3.0
  - P - DSP versions 0.5.2, 0.9.6
- Model source included under Apache 2.0 open source license

# Imperas RISC-V reference model

imperas



- Separate source files and no duplication to ensure easy maintenance
- Imperas or user can develop the extension
- User extension source can be proprietary

- Imperas develops and maintains base model
  - Base model implements RISC-V specification in full
- Fully user configurable to select required ISA extensions
- Fully user configurable to select which version of each ISA extension
- Imperas provides methodology to easily extend base model
- Imperas model is architected for easy extension & maintenance

# Verification IPs

- Requirements:
  - Instance in SystemVerilog test bench
  - Scoreboard
  - Functional Coverage
  - Logger
  - Signature writers
  - Virtual peripherals (for async event generation)
  - Comparators
  - Synchronizers
  - Fault injectors
  - ...

# Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- ➔ • **RISC-V Verification approaches**
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary



# Compliance versus Verification

- Need to be clear what focus of testing is
  - Architecture
    - ISA Definition
  - Micro-Architecture
    - In-Order, Out-Of-Order, Simple-Scalar, Super-Scalar, Transactional Memory, Branch Predictors, ...
- These are very different
  - One is about ISA specification
  - Other is about details of a specific implementation
  - This is the difference between “Compliance” and Design Verification
- In the RISC-V Foundation, “Compliance” testing is checking the device works within the envelope of the agreed specification
  - i.e. “have you read and understood the specification”
  - For RISC-V, compliance testing is a very small percentage of full hardware verification...

# Many approaches for 'verification' (recap)

- Does a program run? – 'hello world' tests
  - Is there simple correct computation? – 'self checking tests'
- } Simple tests
- Signature checking – 'post simulation signature dump compares'
  - Trace log checking – 'post simulation trace file compare'
- } Compliance
- Basic step and compare co-simulation – 'instruction retire compare'
  - Advanced, e.g. commercial solutions – 'async-lock-step-compare'
- } Verification
- [Note: this discussion is only about dynamic simulation verification – there are of course many excellent commercial formal verification solutions]

# RISC-V processor 'verification' approaches

- Simple:
  - run program 'hello world' tests
  - self checking tests
- Compliance:
  - post simulation signature dump file compare
  - post simulation trace log file compare
- Verification:
  - Basic 'instruction retire step compare' co-simulation
  - Quality 'async lock step compare' co-simulation

# Simple Level Self-Checking Tests

- Components:
  - RISC-V processor (DUT) and test program; optionally ISS
- Process:
  - Each test program checks its results
    - Prints message to log
    - Or writes bit to memory
      - for later reading





# Simple Level Self-Checking Tests : Pros and Cons

- Pros:


- Simple to set up and execute
  - Free ISS: <https://github.com/riscv-ovpsim>
  - Free compiler: <https://github.com/Imperas/riscv-toolchains>
- RISC-V tests freely available, e.g. Berkeley tests
  - <https://github.com/riscv-software-src/riscv-tests>

- Cons:

- Simple tests cover a small subset of processor functionality
- Not a complete DV strategy

# Compliance Level Post-Simulation Signature File Comparison

- **Components:**
  - RISC-V processor (DUT) and test program
  - ISS + reference model
- **Process:**
  - Run the test program on the DUT and save the output (signature file)
  - Run ISS + reference model, write signature file
  - Compare / diff file results
  - This is the approach taken by RISC-V International for their architectural validation (“compliance tests”)



# Compliance Level

## Post-Sim Signature file compare : Pros and Cons

- Pros:

- Simple to set up and execute
  - Free ISS: <https://github.com/riscv-ovpsim>
  - Free compiler: <https://github.com/Imperas/riscv-toolchains>
- RISC-V tests & compliance level tests freely available

- Cons:

- Directed tests cover a subset of processor functionality
- Easy to have incomplete or wrong info in signatures (misses behaviors)
- Not a complete DV strategy

# Compliance level Post-Simulation Trace Log File Compare


- Components

- Test programs
  - Can be generated by an ISG – Instruction Stream Generator
- Instruction Set Simulator (ISS) + reference model
- DUT and Tracer
- RTL simulator
- Comparison script



# Compliance Level

## Post-Simulation Trace Log File Compare: Process



Sequential:

- 1) Run random generator (ISG) to create tests
- 2) Simulate using ISS; write trace log file
- 2) Simulate using RTL; write trace log file
- 3) Run compare program to see differences / failures

# Compliance Level

## Post Sim Trace Log File Compare : Pros and Cons

- Pros:

- Availability of quality RISC-V simulators (e.g. riscvOVPsimPlus from Imperas)
- Simple to set up and use

- Cons:

- Must run RTL simulation to the end
- Cannot debug live
- Difficult to verify asynchronous events (e.g. interrupts, debug requests)
- Incompatible trace formats (between RTL, ISS, ...)
- Easy to skip instructions, and only compare selected few
- Not a comprehensive DV strategy

# Verification Level


## Sync. Step-And-Compare co-simulation

- Components

- Test programs (can be compliance, directed, or generated by an ISG)
- Processor reference model
- DUT and tracer
- Step-and-compare logic
- Comprehensive test bench
- RTL simulator

# Verification Level

## Sync. Step-And-Compare co-simulation : Process



- Reference model is encapsulated in a SystemVerilog testbench
- Control block steps both DUT and reference model
- Extracts data from each; compares results on-the-fly
- Differences reported immediately

# Verification Level

## Sync. Step-And-Compare co-sim : Pros and Cons

- Pros:
  - Instruction by instruction lock-step comparison
  - Comparison of execution flow, program data, internal state
  - Errors are flagged immediately – no runaway simulations
  - Detects synchronous bugs
- Cons:
  - Step-and-compare logic can be fragile and error prone
  - Does not easily verify asynchronous events



# Verification Level


## Async. Step-And-Compare co-simulation

- Components

- Test programs (can be generated by an ISG)
- Processor reference model
- DUT and tracer
- Asynchronous event drivers (e.g. UVM agents)
- RISC-V VIP
- Comprehensive test bench
- RTL simulator

# Verification Level

## Async. Step-And-Compare co-simulation: Process



- Asynchronous events are driven into the DUT
- Tracer informs reference model about async events
- Verification IP handles scoreboarding, comparison, coverage, pass/fail

# Verification Level

## Async. Step-And-Compare co-sim : Pros and Cons

- Pros:
  - All the benefits of sync. step-and-compare
  - Responds to asynchronous events
  - Checking is done for you
  - VIP is reusable across different core DV projects
  - Ease of use
  - Training, documentation, and support
- Cons:
  - Cost of VIP licenses



# Verification Levels: Summary

|                               | Check basic functionality (E.g. compliance) | Supports constrained-random stimulus | Simulation ends after specified # of errors | Debug at the point of error | Verifies asynchronous events | Achieves verification closure |
|-------------------------------|---|--------------------------------------|---|-----------------------------|------------------------------|-------------------------------|
| Self-checking tests           | ✓   |                                      |   |                             |                              |                               |
| Signature file compare        | ✓   |                                      |   |                             |                              |                               |
| Post-sim trace file compare   | ✓   | ✓                                    |   |                             |                              |                               |
| Synchronous step and compare  | ✓   | ✓                                    | ✓   | ✓                           |                              |                               |
| Asynchronous step and compare | ✓   | ✓                                    | ✓   | ✓                           | ✓                            | ✓                             |

# Agenda


- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- ➔ • **RISC-V Verification standards**
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary



# Open Standards


## RISC-V Verification Interface: RVVI

- RVVI = RISC-V Verification Interface
  - <https://github.com/riscv-verification/RVVI>
- Work has evolved over 3 years
  - Imperas, EM Micro, SiLabs, OpenHW
- Standardize communication between DUT, testbench, and RISC-V VIP
- Two parts (currently):
  - **RVVI-TRACE**: signal level interface to RISC-V VIP
  - **RVVI-API**: function level interface to RISC-V VIP




# Open Standard: RVVI-TRACE

- Defines information to be extracted by tracer
- SystemVerilog interface
- Includes functions to handle asynchronous events
  - e.g. interrupts, debug requests



<https://github.com/riscv-verification/RVVI/tree/main/RVVI-TRACE>

# Open Standard: RVVI-API



- Standard functions that RISC-V processor VIPs need to implement
- Supports a step-and-compare co-simulation methodology
- C and SystemVerilog versions available
- <https://github.com/riscv-verification/RVVI/blob/main/include/host/rvvi/rvvi-api.h>

# Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- ➔ • **RISC-V Verification IP**
- Functional coverage for RISC-V processors
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary


# RISC-V Processor VIP

- Requirements:
  - Standard interface to receive tracer data
  - Standard way to receive asynchronous events
  - Configurable, extendable RISC-V processor reference model
  - Methods to configure, control and query the reference model
  - Mechanism to compare DUT state with the reference model and report errors/mismatches
  - A method to verify DUT response to asynchronous events




# ImperasDV

## Configurable Reference



- Imperas configurable reference model
  - Fully user configurable to select required ISA extensions, versions
  - Extensible to match user customizations
- Configuration methods related to memory map (volatile regions) and CSRs


# ImperasDV Components Control and Introspection



- RVVI-TRACE data is converted into function calls (RVVI-API) which provide DUT state information to the reference model
- Synchronization keeps the reference model running in lock-step with the DUT


# ImperasDV Components

## Asynchronous Events



- Predictive engine is notified about asynchronous events via RVVI-API
- Analyzes the current state of the DUT and determines which responses to these events are legal


# ImperasDV Components Comparison



- RVVI-API methods invoke comparison between RTL and reference
- Scoreboard keeps track of all passed and failed comparisons

# ImperasDV Components

## Coverage interface and Logging




- RVVI-TRACE data is used for functional coverage sampling (trace2cov) and to produce detailed logfiles for debug (trace2log)



# ImperasDV + RVVI: Process

- Instantiate VIP in a testbench
- Connect tracer using RVVI-TRACE i/f
- DUT and reference model run the same program
- Retire, trap events communicated over RVVI
- Internal state continuously compared
- RVVI-TRACE monitored for async events
- Predictive engine verifies legal scenarios



# ImperasDV using RVVI

- Pros:
  - Checks full machine state at every event
  - Sequence checking is done for you
  - Errors are flagged immediately, and in detail
  - Finds synchronous and asynchronous bugs
  - Reusable across different core DV projects
  - Interchangeable due to standard interface (RVVI)
  - Ease of use
  - Training, documentation, and support
- Cons:
  - Cost of VIP licenses

# Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- ➔ • **Functional coverage for RISC-V processors**
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary

# RISC-V Functional Coverage


For a processor there are different types of functional coverage required:

- Standard ISA architectural features
  - unpriv. ISA items: mainly instructions, their operands, their values  
=> these are standard and the same for all RISC-V processors – it is the spec...
- Customer core design & micro-architectural features
  - priv. ISA items, CSRs, Interrupts, Debug block, ...
  - pipeline, multi-issue, multi-hart, ...
  - Custom extensions, CSRs, instructions

# RISC-V Instructions (Standard ISA Architectural Feature)

- There are many different instructions in the RV64 extensions:
  - Integer: 56, Maths: 13, Compressed: 30, FP-Single: 30, FP-Double: 32
  - Vector: 356, Bitmanip: 47 Krypto-scalar: 85
  - P-DSP: 318
  - For RV64 that is ~1,000 instructions...
- Each instruction needs SystemVerilog covergroups and coverpoints
  - 10-200+ lines of SystemVerilog for each instruction
- 10,000-100,000++ lines of code to be written
  - Not design or core specific

# Machine-generated Functional Coverage








# riscvISACOV

<https://github.com/riscv-verification/riscvISACOV>

- Machine-generated functional coverage code for the RISC-V ISA
  - Feb. 2023 status:
    - Extensions covered: 53
    - Instructions covered: 559
    - Covergroups: 559
    - Coverpoints: 5036
- Well documented in markdown
- Includes verification plan information in csv format
- RV32I extension available open source under Apache
- Other extensions available under Imperas Proprietary license

# riscvISACOV: Coverage levels

- Compliance basic 
  - Essential items to be covered
  - e.g. number of times instruction is executed, register values
- Compliance extended 
  - Cross coverage using basic coverpoints
  - e.g. cross floating point register values with rounding modes
- DV Unprivileged basic 
  - Essential and cross coverage involving unprivileged mode items
  - e.g. FPU special values for registers

(there are also 3 more comprehensive DV levels - WIP)

# riscvISACOV: Documentation and VPlans

- Auto-generated documentation and csv files for inclusion in Verification Plans

```
1 RV64D,D Standard Extension for Double-Precision Floating-Point,2.2
2 xlen,64
3 ""
4 Extension,Subset,Instruction,Description,Covergroup,Coverpoint,Coverpoint Description,Coverage Level,Pass/Fail Criteria,Test Type,Cov
5 RV64D,,fadd.d,,fadd_d_cg,,,,
6 ,,,,,cp_asm_count,Number of times instruction is executed,Compliance Basic,Check against Reference Model,Constrained-Random,Functiona
7 ,,,,,cp_fd,FD (FPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
8 ,,,,,cp_fs1,FS1 (FPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
9 ,,,,,cp_fs2,FS2 (FPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
10 ,,,,,cp_frm,Floating Point FRM (Rounding mode) given as an operand,Compliance Basic,Check against Reference Model,Constrained-Random,
11 ,,,,,cp_csr_fcsr_frm,"Value of fcsr CSR, frm field",Compliance Basic,Check against Reference Model,Constrained-Random,Functiona
12 ,,,,,cp_csr_fcsr_fflags,"Value of fcsr CSR, fflags field",Compliance Basic,Check against Reference Model,Constrained-Random,Functiona
13 ,,,,,cp_csr_frm_frm,"Value of frm CSR, frm field",Compliance Basic,Check against Reference Model,Constrained-Random,Functional Covera
14 ,,,,,cp_csr_fflags_fflags,"Value of fflags CSR, fflags field",Compliance Basic,Check against Reference Model,Constrained-Random,Func
15 ,,,,,cp_fd_vals,FD FPU Special values,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
16 ,,,,,cp_fs1_vals,FS1 FPU Special values,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
17 ,,,,,cp_fs2_vals,FS2 FPU Special values,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
18 ,,,,,cr_fd_frm,FD FRM (ins rounding mode) Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Cover
19 ,,,,,cr_fs1_frm,FS1 FRM (ins rounding mode) Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Cover
20 ,,,,,cr_fs2_frm,FS2 FRM (ins rounding mode) Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Cov
21 ,,,,,cr_fd_vals,FD FPU values Cross,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
22 ,,,,,cr_fs1_vals,FS1 FPU values Cross,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
23 ,,,,,cr_fs2_vals,FS2 FPU values Cross,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
24 ,,,,,cr_fd_fs1,FD FS1 Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Coverage
25 ,,,,,cr_fd_fs2,FD FS2 Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Coverage
26 ,,,,,cr_fs1_fs2,FS1 FS2 Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Coverage
27 RV64D,,fclass.d,,fclass_d_cg,,,,
28 ,,,,,cp_asm_count,Number of times instruction is executed,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
29 ,,,,,cp_rd,RD (GPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
```

## riscvISACOV: RISC-V SystemVerilog Functional Coverage: RV32I

ISA Extension: RV32I  
Specification: I Base Integer Instruction Set  
Version: 2.1  
XLEN: 32  
Instructions: 37  
Covergroups: 37  
Coverpoints total: 438  
Coverpoints Compliance Basic: 204  
Coverpoints Compliance Extended: 234

| Extension | Subset | Instruction | Covergroup | Coverpoint   | Coverpoint Description                  | Coverpoint Level |
|-----------|--------|-------------|------------|--------------|---|------------------|
| RV32I     |        | addi        | addi_cg    | cp_asm_count | Number of times instruction is executed | Compliance Basic |
|           |        |             |            | cp_rd        | RD (GPR) register assignment            | Compliance Basic |
|           |        |             |            | cp_rd_sign   | RD (GPR) sign of value                  | Compliance Basic |
|           |        |             |            | cp_rs1       | RS1 (GPR) register assignment           | Compliance Basic |
|           |        |             |            | cp_rs1_sign  | RS1 (GPR) sign of value                 | Compliance Basic |

# Functional Coverage Examples

- riscvISACOV
  - <https://github.com/riscv-verification/riscvISACOV>
- OpenHW Group core-v-verif
  - <https://github.com/openhwgroup/core-v-verif/tree/master/cv32e40s/env/uvme/cov>

|                   |        |                    |
|-------------------|--------|--------------------|
| rvvi_vlg2cov      | 8.08%  | 273 / 3981 (6.86%) |
| obj_add           | 74.79% | 113 / 126 (89.68%) |
| cp_rd             | 100%   | 32 / 32 (100%)     |
| cp_rd_sign        | 100%   | 3 / 3 (100%)       |
| cp_rs1            | 100%   | 32 / 32 (100%)     |
| cp_rs1_sign       | 33.33% | 1 / 3 (33.33%)     |
| cp_rs2            | 100%   | 32 / 32 (100%)     |
| cp_rs2_sign       | 66.67% | 2 / 3 (66.67%)     |
| cmp_rd_rs1_eq     | 50%    | 1 / 2 (50%)        |
| cmp_rd_rs1_eqval  | 100%   | 2 / 2 (100%)       |
| cmp_rd_rs2_eq     | 50%    | 1 / 2 (50%)        |
| cmp_rd_rs2_eqval  | 100%   | 2 / 2 (100%)       |
| cmp_rs1_rs2_eq    | 50%    | 1 / 2 (50%)        |
| cmp_rs1_rs2_eqval | 100%   | 2 / 2 (100%)       |
| AxB_cr_rs1_rs2    | 22.22% | 2 / 9 (22.22%)     |



# Agenda


- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- ➔ • **Verification Case studies**
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor
- Summary

# Verification Case Study – CV32E40X

- OpenHW Group CV32E40X RISC-V core
  - 4 stage pipeline, embedded class core:
    - RV32I, RV32E
    - [M|Zmmul][A]Zca\_Zcb\_Zcmb\_Zcmp\_Zcmt[Zba\_Zbb\_Zbs|Zba\_Zbb\_Zbc\_Zbs]ZicntrZihpmZicsrZifence
    - X interface
  - Evolved from work on the CV32E40P core (originated from Pulp platform)
    - Focus of OpenHW Group is high-quality cores verified to industry standards
  - CORE-V-VERIF environment modified to use ImperasDV in fall 2022



# CORE-V-VERIF using ImperasDV



# Demonstration

- DUT: OpenHW Group CV32E40X RISC-V processor
  - Simulation: passing test
  - Simulation: failing test
  - Simulation: asynchronous event bug
- Screenshots from the video demonstration now follow

workspace - ImperasDV/L.ImperasDV\_RISCV\_Processor\_Verification.jpg - Imperas eGui

File Edit Source Refactor Navigate Search Project Run Window Help

Project Explorer


ImperasDV

- CV32E40X
  - designTop
  - rtl
  - scripts
  - simulatorSetup
  - tests
    - 1.OpenHW\_CV32E40X\_async\_lock\_step\_compare\_wil
    - 2.Steps\_to\_integrate\_ImperasDV\_into\_test\_bench.jpg
    - Imperas.IgnoredFileTypes.txt
    - README.txt
- lbex
- riscvISACOV
- rvviStim
  - 1.ImperasDV\_RISCV\_Processor\_Verification.jpg
  - 2.RTL\_DUT\_with\_tracer\_interface.jpg
  - 3.Test\_bench\_harness.jpg
  - 4.Functional\_Coverage.jpg
  - 5.ImperasDV\_subsystem.jpg
  - 6.Imperas\_is\_the\_reference.jpg
  - 7.ImperasDV\_overview.jpg
  - 8.RVVI.jpg
  - Imperas.IgnoredFileTypes.txt

1.ImperasDV\_RISCV\_Processor\_Verification.jpg 1280x720 pixels

file:///home/moore/Demo/ImperasDV/1.ImperasDV\_RISCV\_Processor\_Verification.jpg

## ImperasDV for RISC-V processor verification



**Test bench**

- Configures RTL and ImperasDV
- Loads tests programs
- Steps DUT
- Reports results
- Requires 'tracer' interface from RTL DUT to RVVI

Test bench can be SystemVerilog C, or C++

RVVI is open standard RISC-V Verification Interface for re-use of reference models, functional coverage, and other test bench VIP

ImperasDV includes ref. model subsystem

- Runs as Verification-IP
- Passively monitors activity
- Compares in lock-step with all processor activity
- 'works out-of-the-box'
- Just configure ref. model and DV capabilities

© Imperas Software Ltd.

```
Applications Terminal [Terminal] imp 09:28 Lee Moore
Terminal
File Edit View Search Terminal Help
Info (IDV) -----
Info (IDV) ImperasDV INITIALISED
Info (IDV) Program: /home/moore/Demo/ImperasDV/CV32E40X/scripts/work/cv32e40x_hello_world.elf
Info (IDV) Vendor : openhwgroup.ovpworld.org
Info (IDV) Variant: CV32E40X
Info (IDV) Max net latency: 6 instructions
Info (IDV) -----
[cv32e40x_core]: NUM_MHPMCOUNTERS 1
[NOTE] cv32e40x_testbench.mm_ram_i.configure_stalls @ 0: OBI stalls NOT enabled

HELLO WORLD!!!
This is the OpenHW Group CV32E40X CORE-V processor core.
CV32E40X is a RISC-V ISA compliant core with the following attributes:
  mvendorid = 0x602
  marchid   = 0x14
  mimpid    = 0x0
[NOTE] cv32e40x_testbench @ 142740: Compared 10000 instructions
      misa      = 0x40001104
      XLEN is 32-bits
      Supported Instructions Extensions: MIC

[NOTE] cv32e40x_testbench.dutStep @ t=308900: dutStep() timeout
[NOTE] rvviPkg::terminatesim @ 308900:
Normal termination: Instruction retirement timeout
Ran for 30890 clock cycles
Compared 14351 instructions
Test PASSED with 0 errors and 0 warnings.

Info (IDV) -----
Info (IDV) ImperasDV VERIFICATION REPORT
Info (IDV) Instruction retires : 14,351
Info (IDV) Traps : 0
Info (IDV) Interrupt events : 0
Info (IDV) Ending cycle count : 20,890
Info (IDV)
Info (IDV)           Sets / Compares
Info (IDV) PC : 14,351 / 14,351
Info (IDV) Instruction : 14,351 / 14,351
Info (IDV) GPR : 14,351 / 459,232
Info (IDV) CSR : 29 / 2,525,776
Info (IDV) FPR : 0 / 0
Info (IDV) VR : 0 / 0
Info (IDV)
Info (IDV) Total compares : 3,013,710
Info (IDV) Mismatches : 0
Info (IDV) -----
Info
Info
Info CPU 'refRoot/cpu' STATISTICS
Info Type : riscv (CV32E40X)
Info Final program counter : 0x356
Info Simulated instructions: 14,351
Info
Info
```




```
Applications Terminal [Terminal] imp 10:19 Lee Moore
Terminal
File Edit View Search Terminal Help
!!!
Ran for 37253 clock cycles
Compared 19336 instructions
Test FAILED due to fatal error(s) and 5 non-fatal errors and 0 warnings.

Info (IDV) -----
Info (IDV) ImperasDV VERIFICATION REPORT
Info (IDV) Instruction retires : 19,337
Info (IDV) Traps : 0
Info (IDV) Interrupt events : 35
Info (IDV) Ending cycle count : 37,253
Info (IDV) Sets / Compares
Info (IDV) PC : 19,337 / 19,337
Info (IDV) Instruction : 19,337 / 19,337
Info (IDV) GPR : 19,337 / 618,784
Info (IDV) CSR : 75,325 / 3,403,312
Info (IDV) FPR : 0 / 0
Info (IDV) VR : 0 / 0
Info (IDV)
Info (IDV) Total compares : 4,060,770
Info (IDV) Mismatches : 5
Info (IDV) PC diverged from DUT : 5
Info (IDV) Warnings : 5
Info (IDV) -----
Info (IDV) During execution, the reference model was forced to match DUT state which should be treated as a test failure.
Info (IDV) This feature is only provided to help expose further issues causing the DUT and reference to diverge.
Info
Info -----
Info CPU 'refRoot/cpu' STATISTICS
Info Type : riscv (CV32E40X)
Info Final program counter : 0x1304
Info Simulated instructions: 19,332
Info -----
Info -----
Info SIMULATION TIME STATISTICS
Info Simulated time : 0.00 seconds
Info User time : 6.38 seconds
Info System time : 0.94 seconds
Info Elapsed time : 7.49 seconds
Info -----

ImperasDVasync finished: Fri Dec 9 10:19:26 2022

ImperasDVasync (64-Bit) v20221209.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.


Simulation complete via $finish(1) at time 372526 NS + 0
/home/moore/Imperas/ImpProprietary/source/host/rvvi/rvvi-pkg.sv:138 $finish; // this should be the only call to $finish in the testbench
xcelium> exit
TOOL: xrun(64) 20.03-s010: Exiting on Dec 09, 2022 at 10:19:26 GMT (total: 00:00:09)
/home/moore/6478:~/Demo/ImperasDV/CV32E40X/scripts$
```





# VIDEO: Asynchronous

• 4:38



```
Applications Terminal [Terminal] 10:19 Lee Mod
Terminal
File Edit View Search Terminal Help
Info (OR_OF) Target 'refRoot/cpu' has object file read from '/home/moore/Demo/ImperasDV/CV32E40X/scripts/work/interrupt_test.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type Offset VirtAddr PhysAddr FileSiz MemSiz Flags Align
Info (OR_PD) LOAD 0x00001000 0x00000000 0x00000000 0x00004f88 0x00400000 RWE 1000
Info (OR_PD) LOAD 0x00000010 0x00005010 0x00005010 0x00000000 0x003faff0 RW- 1000
Info (OR_PD) LOAD 0x00000000 0x00100000 0x00100000 0x0000000a 0x0000000a R-E 1000
Info (OR_PD) LOAD 0x00000000 0x003fc000 0x003fc000 0x00000000 0x00000000 RW- 1000
Info (IDV) -----
Info (IDV) ImperasDV INITIALISED
Info (IDV) Program: /home/moore/Demo/ImperasDV/CV32E40X/scripts/work/interrupt_test.elf
Info (IDV) Vendor : openhwgroup.ovpworld.org
Info (IDV) Variant: CV32E40X
Info (IDV) Max net latency: 6 instructions
Info (IDV) -----
[cv32e40x_core]: NUM_MHPMCOUNTERS 1
[NOTE] cv32e40x_testbench.mm_ram_i.configure_stalls @ 0: OBI stalls NOT enabled
TEST 1 - TRIGGER ALL IRQS IN SEQUENCE:
[NOTE] cv32e40x_testbench @ 191240: Compared 10000 instructions
TEST 2 - TRIGGER ALL IRQS AT ONCE:
Error (IDV) The reference model is unable to find a legal set of actions to converge to the provided DUT state.
Info (IDV) Currently applied nets:
Info (IDV) - MSWInterrupt => 1
Info (IDV) - MTimerInterrupt => 1
Info (IDV) - MExternalInterrupt => 1
Info (IDV) Pending net changes:
Info (IDV) - Group 0:
Info (IDV) - MSWInterrupt => 0, age = 3 cycles
Info (IDV) DUT state change (hartId: 0):
Info (IDV) - dut.pc - 0x0000000c vector_table+12
Info (IDV) - dut.x0 - 0x00000000
Info (IDV) - dut.mstatus - 0x00001800 SD:0 XS:0(Off) FS:0(Off) MPP:3 VS:0(Off) MPIE:1 MIE:0
Info (IDV) - dut.mcause - 0x80000003 Interrupt:1 Code:3(Machine software interrupt)
Info (IDV) - dut.mcycle - 0x00008e00
Info (IDV) - dut.minstret - 0x0000492a
Info (IDV) - dut.cycle - 0x00008e00
Info (IDV) - dut.instret - 0x0000492a
Info (IDV) Evaluated progression tree:
+ Net MSWInterrupt => 0x0 { when:37244 }
| + Exception { pc:0x1304(test2+74), mcause:0x8000000b, mstatus:0x1800 }
| | + Retire { pc:0x2c(vector_table+44) }
> dut.pc - 0x0000000c vector_table+12
ref.pc - 0x0000002c vector_table+44
> dut.mcause - 0x80000003 Interrupt:1 Code:3(Machine software interrupt)
ref.mcause - 0x8000000b Interrupt:1 Code:11(Machine external interrupt)
+ Exception { pc:0x1304(test2+74), mcause:0x8000000b, mstatus:0x1800 }
| + Retire { pc:0x2c(vector_table+44) }
> dut.pc - 0x0000000c vector_table+12
ref.pc - 0x0000002c vector_table+44
> dut.mcause - 0x80000003 Interrupt:1 Code:3(Machine software interrupt)
ref.mcause - 0x8000000b Interrupt:1 Code:11(Machine external interrupt)
Info (IDV) No evaluated progression caused convergence to DUT state.
Warning (IDV) The reference is being forced to converge to the DUT state, results that follow should be treated with caution.
```

# Verification Case Study – HMC/OSU Wally


- Overview of the core
- Testbench with RVVI, ImperasDV
- Demonstration runs
- Current status

# Verification Case Studies

- Wally RISC-V core
  - Configurable core:
    - RV32I, RV32E, RV64I, RV64E
    - A, C, F, D, M extensions, privileged modes, CSRs
    - MMU/TLB virtual memory, caches
  - Developed at Harvey Mudd College / Oklahoma State University
    - Focus is high quality core for processor architecture education
  - Status in January 2023 – before starting to use ImperasDV for verification:
    - passing all RISC-V International compliance tests, Imperas compatibility tests
      - Using Compliance Level post sim signature file compare
    - boots Linux
  - now in OpenHW as CORE-V Wally (<https://github.com/openhwgroup/cvw>)


# Wally + ImperasDV

- RVVI Tracer: 1/2 day of effort
- Testbench: 1/2 day of integration
- 2 days effort resolve tracer/integration issues






# Wally: RVVI, ImperasDV: base use model: verification






# Wally: RVVI, ImperasDV: verification with coverage



# Wally: RVVI, ImperasDV: verification with compliance suite & merged coverage



```

File Edit View Search Terminal Help
simond@lnx6476 wallydemo $ vi cover.ucdb.log
simond@lnx6476 wallydemo $ vi ${IDV}/scripts/cvw/iter-elf.bash
simond@lnx6476 wallydemo $ ${IDV}/scripts/cvw/iter-elf.bash --cover

#
# Running /home/simond/riscv/wallydemo/ImperasDV-OpenHW/scripts/cvw/iter-elf.bash COVERAGE=1
#

running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/mulh-01.elf Test Passed
simond@lnx6476 wallydemo $ vi cover.ucdb.log
simond@lnx6476 wallydemo $ !rm
rm cover.ucdb*
simond@lnx6476 wallydemo $ vi ${IDV}/scripts/cvw/iter-elf.bash
simond@lnx6476 wallydemo $ ${IDV}/scripts/cvw/iter-elf.bash --cover

#
# Running /home/simond/riscv/wallydemo/ImperasDV-OpenHW/scripts/cvw/iter-elf.bash COVERAGE=1
#

running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/REMU-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/DIVU-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/MULHU-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/MULH-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/MUL-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/DIV-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/MULHSU-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/MULW-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/REM-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/REMU-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/REMUW-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/DIVW-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m/M/DIVUW-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/mul-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/divuw-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/rem-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/div-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/mulhsu-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/divw-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/remu-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/remw-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/remuw-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/mulw-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/mulh-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/divu-01.elf Test Passed
running /home/simond/riscv/imperas-riscv-tests/work/rv64i_m-RVI/M/mulhu-01.elf Test Passed
simond@lnx6476 wallydemo $

```

```

Terminal
File Edit View Search Terminal Tabs Help

Terminal x Terminal x
Every 2.0s: tail /home/simond/riscv/wallydemo/cover.ucdb.log lnx6478.1mpinternal.com: Wed Feb 22 15:2

bin <neg,pos> 224 1 - Covered
bin <pos,neg> 244 1 - Covered
bin <neg,neg> 98 1 - Covered

TOTAL COVERGROUP COVERAGE: 91.82% COVERGROUP TYPES: 13
Total Coverage By Instance (filtered view): 91.82%
End time: 15:28:16 on Feb 22,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

```



```

# Info 7640: 'refRoot/cpu', 0x0000000080077ac(inst_704): Machine 0333537 Lui
# Info MEMX 0x800077ac 0x800077ac 2 3537
# Info MEMX 0x800077ae 0x800077ae 2 0333
# Info x10 3333333333333334 -> 0000000003333000
# [NOTE] testbench.idv trace2log @ 140401: RET,0,7641,800077b0, "3335051b addiw
instret)=000000000001dd9,

```


```

x10,0x3333 ",x10=000000003333000,,CSRb00(mcycle)=0000000000036c8 CSRb0:
x10,0x3333
x10,x10,819 ",x10=000000003333333,,CSRb00(mcycle)=0000000000036d3 CSRb0:

```




# Wally: RVVI, ImperasDV: verification with compliance suites & Google riscv-dv ISG & merged coverage







# Wally: RVVI, ImperasDV: verification with compliance suites & Google riscv-dv ISG & directed tests & merged coverage





# Wally + RVVI + ImperasDV – Status (Feb. 2023)

- RVVI Tracer: 1/2 day of effort
- Testbench: 1/2 day of integration
- 2 days effort resolve tracer/integration
- Results:
  - 20+ bugs found almost immediately
  - With improving functional coverage analysis
- Stimulus: riscv-dv



# Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
  - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
  - OpenHW Group CV32E40X processor
  - Wally RISC-V processor

 • **Summary**

# Summary

- Processor verification requires unique approaches to ensure the quality of the processor IP
- The verification method chosen will impact the processor's quality
- Open standards such as RVVI permit efficiency, reuse, and development of RISC-V processor VIP
- The RISC-V ISA is an excellent application for machine-generated functional coverage (e.g. riscvISACOV)
- ImperasDV RISC-V VIP enables a comprehensive processor DV environment that works out of the box

# Questions

- Thank you

- Aimee Sutton

[aimees@imperas.com](mailto:aimees@imperas.com)

- Lee Moore

[moore@imperas.com](mailto:moore@imperas.com)

- Simon Davidmann

[simond@imperas.com](mailto:simond@imperas.com)