mperas

Open-Source RISC-V Cores with Industrial Strength Verification

RISC-V Summit

Lee Moore, Simon Davidmann

Imperas Software


6 December 2021



Agenda


- Background of OpenHW
- Evolution of 'core-v-verif' core verification environment
- Case Study demonstration
- Components of Industrial Strength DV
 - Adoption of standards
- Summary








- Global, Non Profit based in Canada, Founded by Rick O'Connor, founding Executive Director of RISC-V Foundation
- Focus: develop open source cores with industrial quality verification
- Founded late 2019, 80+ member companies, 10+ partners
- Original cores evolved from the 'RI5CY' range developed at PULPplatform / ETH Zurich
- Currently 9 RISC-V cores under development
 - 32bit, 64bit, controller/application, bare metal/Linux, etc.
- Developed quality DV testbench and flows: 'core-v-verif'
- Imperas partners providing 'golden reference' RISC-V models & DV technology





- Background of OpenHW
- Evolution of 'core-v-verif' core verification environment
- Case Study demonstration
- Components of Industrial Strength DV
 - Adoption of standards
- Summary






OpenHW 'core-v-verif'


- Provides a robust, comprehensive simulation environment for the cores:
 - RISC-V 32bit: CV32E40P, CV32E40X, CV32E40S, CV32A6, ...
 - RISC-V 64bit: CV64A6, ...
- Freely available on github at openhwgroup/core-vverif
- Industrial-strength verification
 - SystemVerilog UVM environment
 - Runs on any commercial SystemVerilog-compatible simulator
 - Complete code coverage
 - Well-defined comprehensive functional coverage
 - Open and complete verification plans for each core





'core-v-verif' in 2020








Runs core RTL and Imperas reference model co-sim

- Includes sync and async lock-step-compare
- For interrupts and debug includes
 - random stimulus
 - properties and assertions
 - functional coverage
- Uses directed and constrained random tests
- Encapsulation of Imperas OVP reference model in SystemVerilog
- Challenge was support for many different cores

'core-v-verif' in 2021 – evolution to using standards







(*) RVFI code is used as base for the DUT tracer/streaming i/f - has extensions as required RVVI is new developing open standard (RISC-V Verification Interface) (more on later slides)



- Background of OpenHW
- Evolution of 'core-v-verif' core verification environment
- Case Study demonstration
- Components of Industrial Strength DV
 - Adoption of standards
- Summary





Imperas is the Reference

mperas




RISC-V Reference Model & Simulator

http://www.imperas.com/riscv

- Imperas provides full RISC-V Specification envelope model
- Industrial quality model /simulator of RISC-V processors for use in compliance, verification and test development
- Complete, fully functional, configurable model / simulator
 - All 32bit and 64bit features of ratified User and Privilege RISC-V specs
 - Vector extension, versions 0.7.1, 0.8, 0.9, 1.0
 - Bit Manipulation extension, versions 0.91, 0.92. 0.93, 1.0.0
 - Hypervisor version 0.6.1
 - K-Crypto Scalar version 0.7.1, 1.0.0
 - Debug versions 0.13.2, 0.14, 1.0.0
- Model source included under Apache 2.0 open source license
- Used as reference by :
 - Mellanox/Nvidia, Seagate, NSITEXE/Denso, Google Cloud, Chips Alliance, IowRISC, OpenHW Group, Andes, Valtrix, SiFive, Codasip, MIPS, Nagra/Kudelski, Silicon Labs, RISC-V Compliance Working Group, ...


Imperas is used as RISC-V Golden Reference Model

Reference Model Encapsulation



Reference Model Debug / Analysis Capabilities

mperas



RTL Debug

Ck_to_RTL state Step_RTL	STEP_)STEP_RTL	(STEP_OVP	STEP_RTL
RTL_retire	Active		
Step_RM RM_retire	Active Active		2 Active
Compare	ActiveActive		Active
insn_pc[31:0]	0000012C	(00000130	
insn_disas	csrrw x0, x12, 0x341	jal	x1, 38124

S/W Debug



S/W Trace

Constant of an end of the second of the second seco		
		- 1948
Latta hills "energiant", messoooooooooooooo		
	C. DATE	
iota na endreren - coberran		
TOPO LON CONTRACTORS OF BUILDING AND		
toro toti 'contripu', managementeres		man and a set in a set
Bill's Bari (court / fight) intelementation rates vite		waths for ch if water in
reco the 'restricts', debooodoooneneter	C. HUND HUD - DOOD-0-4000 Sympos	and, Pater
TOTO 1011 TOTO (COO), DEDBOODODDINGTION		mm. macons.
Info 101 Fort / pp Generation is a	C CLARKER COLUMN TWO IS AN	
Anto 1001 (rmss/spo), conbooloocommiling		and the state of the second state of the
LOTO LESS CONTRACTOR CONTRACTOR LAND	and the Room of the International State	
INTO LTL 'CONTAINS', BACOCOCOCOURSING		ward of the second seco
Info 171 'supply that's the book and a supply the	C. BARRAN - DECEMBER -	2010, 1001000
Anto \$22. (ross/cm), decodococococostato		


S/W Analysis




Page 11


© Imperas Software Ltd.

OpenHW cv32e40p Step/Compare UVM Testbench



make test SIM=<simulator> TEST=<test_case>










- Background of OpenHW
- Evolution of 'core-v-verif' core verification environment
- Case Study demonstration
- Components of Industrial Strength DV
 - Adoption of standards
- Summary

Components of Industrial Strength DV

5 components of RISCV CPU DV

• (random) instruction test generator



NOTE: ImperasDV can be used with SystemVerilog, C, C++, Verilator

Encapsulation of Imperas reference model

Page 16


Evolving RVVI: RISC-V Verification Interface (3 components, public open standard) [driven by RISC-V DV usage]

RISC-V Core RTL (DUT)	Tracer & Control (RVFI+ control/ RVVI)
--------------------------------	-------------------------------------------------------

	ImperasDV	
RVVI	RISC-V Imperas reference Model	

Page 17

- https://github.com/riscv-verification/RVVI
- RVVI-VLG
 - 4 SystemVerilog Interfaces
 - RVVI_state
 - RVVI_control
 - RVVI_io (Interrupts, Debug)
 - RVVI_bus -(Data, Instruction Bus)
- RVVI-API
 - C/C++
 - SystemVerilog
- RVVI-VPI (work-in-progress)
 - Virtual Peripheral Interfaces
 - timers, interrupts, debug, random, printer/uart, ...
 - Verilog and C macros & examples







- Background of OpenHW
- Evolution of 'core-v-verif' core verification environment
- Case Study demonstration
- Components of Industrial Strength DV
 - Adoption of standards

Summary

Summary

- RISC-V processor DV needs lock-step-compare to be of high quality
 - Lock-step is the only way to verify asynchronous behaviors
- Need standards like RVVI to allow component reuse to be efficient
 - For have several different cores, or evolving generations
- Openhw core-v-verif is a high quality test bench
 - Open source means you can clone and use it if you modify / extend the OpenHW cores
 - And also you can make use of it or its components in your test benches for other cores
- Imperas is used as key technology in terms of reference model and DV
 - All you need for high quality, cost-effective RISC-V processor DV... come talk to us
- Imperas: used as a reference by :
 - Mellanox/Nvidia, Seagate, NSITEXE/Denso, Google Cloud, Chips Alliance, lowRISC, OpenHW Group, Andes, Valtrix, SiFive, Codasip, MIPS, Nagra/Kudelski, Silicon Labs, RISC-V Compliance Working Group, ...



mperas

Thank you

info@imperas.com <u>www.imperas.com/riscv</u> <u>www.OVPworld.org/riscv</u>