



A Common Software Development Environment for Many-core RISC-V based Hardware and Virtual Platforms

RISC-V 7th Workshop – Barcelona
Tuesday May 08, 2:00pm

Simon Davidmann – Imperas Software
Gajinder Panesar – UltraSoC



Agenda

- Embedded Software Development Challenges
- Traditional SW Debug Environment using Hardware
- Modern SW Debug using Imperas Simulation
- Giving more visibility to SW Debug using UltraSoC Hardware
- Imperas/UltraSoC collaboration provides common solution

Agenda

- Embedded Software Development Challenges
- Traditional SW Debug Environment using Hardware
- Modern SW Debug using Imperas Simulation
- Giving more visibility to SW Debug using UltraSoC Hardware
- Imperas/UltraSoC collaboration provides common solution

New Markets with new Software Requirements

- Schedule
- Quality
- Reliability
- Security
- Safety
- Engineering productivity / automation
- Predictability on software development schedules
- Unknown / unmeasurable software delivery risk




Chip designs get more complex inc. Asymmetric Multi-Core...

n-Core SMP
Linux system

CPU
RTOS

CPU
Bare metal



peripheral

peripheral

peripheral

peripheral

peripheral

peripheral

...


2-CPU Bare metal

- Example... SMP CPU groups, AMP CPU, many peripherals and other processors...

Embedded Software Increasingly Important & Engineering Intensive




- Functionality of SW is defining embedded products
- SW codebase size, complexity, quality requirements exploding
- Engineering schedules & costs under pressure and harder to manage



Agenda


- Embedded Software Development Challenges
- Traditional SW Debug Environment using Hardware
- Modern SW Debug using Imperas Simulation
- Giving more visibility to SW Debug using UltraSoC Hardware
- Imperas/UltraSoC collaboration provides common solution

Traditionally use a hardware breadboard... Using GDB(s)...



Well.. You use one GDB per processor with JTAG giving access...

Traditionally use a hardware breadboard... Using GDB(s)...



- one GDB per CPU
- little visibility: each GDB only sees the limited memory space of the attached CPU
- non-deterministic (bugs move around...)
- poor control (hard to set specific places to break)
- scheduling and synchronized events difficult to reproduce...
- what is going on in the peripherals? ...
- pretty un-manageable...

Agenda



- Embedded Software Development Challenges
- Traditional SW Debug Environment using Hardware
- Modern SW Debug using Imperas Simulation
- Giving more visibility to SW Debug using UltraSoC Hardware
- Imperas/UltraSoC collaboration provides common solution

Simulating Hardware (Virtual Platforms) with Imperas



- Virtual Platforms built using processor, peripheral and platform models using Open Virtual Platforms (OVP) APIs
 - Models are open source
- Simulated unmodified production binaries
- Software does not know it is not on hardware
- Runs very fast, 100-2,000MIPS

Imperas U54-MC Virtual Platform




Under 10 seconds to get to booted Linux login prompt!

Imperas RISC-V full platform debugger



- Platform aware, multiprocessor / multicore aware
- Driver-peripheral software-hardware co-debug
- Event-based debug, e.g. using assertions
- OS-aware debug, e.g. breakpoints on OS events




Select CPU or peripheral in target window and see source, programmers registers, variables, ...

Complete visibility in platform...

Agenda

- Embedded Software Development Challenges
- Traditional SW Debug Environment using Hardware
- Modern SW Debug using Imperas Simulation
- Giving more visibility to SW Debug using UltraSoC Hardware
- Imperas/UltraSoC collaboration provides common solution

Advanced debug/monitoring for the whole SoC





Agenda

- Embedded Software Development Challenges
 - Traditional SW Debug Environment using Hardware
 - Modern SW Debug using Imperas Simulation
 - Giving more visibility to SW Debug using UltraSoC Hardware
- Imperas/UltraSoC collaboration provides common solution



Simulation






Eclipse GUI



Hardware with UltraSoC Debug IP

AGENT



Eclipse GUI

- Common Software Development Environment

Collaboration allows use from concept to production

Visibility of software

Control configuration

Bus activity

The screenshot displays the Imperas IDE interface. The main window shows C code for a display driver. A 'Monitor Counters' table is visible, listing various hardware components and their counts. A 'Monitor Mat...' window shows bus activity for components like xbm1:0, xbm1:1, xbm2:0, xbm2:1, and sm1. A 'Virtual Console' window shows system messages. A 'System' window shows a hierarchy of components like rme1, itm1, pam1, pam2, sm1, and vc1. A 'Disassembly' window shows assembly code. A 'Variables' window shows the values of variables like ar, x_width, and pixel_size.

Time	Module	Qualifier	Count
1716452555	xbm2	axi monitor port 10	0
1716452555	xbm2	axi monitor port 0	180544
1720858200	xbm1	axi monitor port 0	186044
1720858200	xbm1	axi monitor port 10	118421
1721452555	xbm2	axi monitor port 0	0
1721452555	xbm2	axi monitor port 10	185936
1725858200	xbm1	axi monitor port 0	155544
1725858200	xbm1	axi monitor port 10	118421
1726452555	xbm2	axi monitor port 10	0
1726452555	xbm2	axi monitor port 0	145736
1730858200	xbm1	axi monitor port 0	98748
1730858200	xbm1	axi monitor port 10	118421
1731452555	xbm2	axi monitor port 10	0
1731452555	xbm2	axi monitor port 0	98460
1735858200	xbm1	axi monitor port 0	98344
1735858200	xbm1	axi monitor port 10	118421
1736452555	xbm2	axi monitor port 10	0

Expression	Type	Value
pixel_size	int	20

Name	Value	
ar	int	-10957
x_width	int	19574

- Views to control and debug and observe throughout the design process

Summary

- Imperas and UltraSoC collaborating
 - Developing common software development environment
 - Same for hardware based and simulation based teams

- Start with simulation on virtual platforms
- Use with RTL as design progresses
- Use prototypes when available
- Use with silicon pre- and post- production