

UNITED STATES

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

Understanding the RISC-V Verification Ecosystem

Simon Davidmann, Imperas Software
Aimee Sutton, Imperas Software
Lee Moore, Imperas Software





Not talking about these familiar concepts...

- SystemVerilog simulators, UVM
- Formal
- CI technology
- Hardware assist
- FPGA prototyping
- VHDL
- Virtual platforms
- Verification services companies
- => All very important, but not covered in this talk....







Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







Agenda



- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







Imperas

- 2008 developed world class processor modeling & simulation solutions for many ISAs for virtual prototyping and software development
 - A good, growing, and profitable business
- 2016 started looking at RISC-V
- 2018 RISC-V processor developers started using Imperas RISC-V model as reference for their hardware verification
- For last 5 years have been assisting companies with their RISC-V DV needs
- For last 4 years started working collaboratively with free and open source solutions
 - e.g. OpenHW Group open source highly verified industrial quality RISC-V cores
- For last 3 years working on RISC-V verification standards and advanced methodologies
- 2022 Introduced first RISC-V processor DV solution that works out-of-the-box







riscvOVPsimPlus / riscvISATESTS — Commercial firms



































































































































SPACEX













MICROCHIP NUMYSCALE® TENAFE


















Downloaders from OVPworld of riscvOVPsimPlus / riscvISATESTS (21-feb-2023)







riscvOVPsimPlus / riscvISATESTS – Academic, Research & Groups































Universidade Federal

de Campina Grande































ILLINOIS



















University of Southampton























California, Irvine



ikexin Research Institute



DRESDEN















National Institute of Technology



Downloaders from OVPworld of riscvOVPsimPlus / riscvISATESTS (21-feb-2023)







Agenda

Introduction to Imperas



- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







About RISC-V



- Developed by researchers at Berkeley in 2010 under Prof. Patterson
- RISC-V is an open standard Instruction Set Architecture (ISA) enabling a new era of processor innovation through open collaboration
- RISC-V International (riscv.org) is the global non-profit home of the RISC-V ISA, related specifications, and stakeholder community
 - 3,000+ RISC-V members across 70+ countries contribute and collaborate to define RISC-V open specifications as well as convene and govern related technical, industry, domain, and special interest groups







RISC-V Reference card (2018)

Solition Company Com		1	Оре	n ₹	RISC	-	V	Refere	ene	ce Card	Ope	n	₹	RI	SC-	V	Ref	ere	nce Car	d		≠
Concept Part	Base Integer Instructions: RV321 and RV641						RV Privileged Instructions				Optional Multiply-Divide Instruction E				tension: R	RVM		Optional Vector Exte			nsion: RVV	
Bit High Logs First Firs							Category				Category							- 2				V32V/R64V
Self-injutional R 200 Activatives Comment that in former Commen		R				,,					Multiply					MULW	rd,	51,752				
Self-light from Self-light flow Self-light		1				t					000000000000000000000000000000000000000					0000000						rd.rel.re2
## Company of the post processor Part Part Company of the post processor Part Company							Interrup	Wait for Interrup	R	WEI												rd,rs1,rs2
Stiff in A 1 Stif	Shift Right Log. Imm.	1	SRLI	rd.rel.shamt	SRLIW rd.rel.sham	t						tiply High Uns			rd.rsl.rs2				Shift Left Log.	-00	111111111111111111111111111111111111111	rd.rs1.rs2
Additional Content of the content															rd,rsl,rs2	DIVN	rd,	51,rs2				rd,rsl,rs2
ADD Promodels 1		-				it			1	BEQZ rs,imm					rd,rs1,rs2							rd,rs1,rs2
Subject R																15402101						rd,rsl,imm
Description United Unite	ADD Immediate	1	ADDI	rd,rel,imm	ABDIW rd,rs1,imm		MoVe (use	s ADDI rd,rs,0)	R	MV rd,rs	REMai	nder Unsigned	R	RENU	rd.rs1,rs2	REMUW	rd,	=1,r=2	LoaD Strided	R	VLDS	rd,rs1,rs2
Compare Comp	SUBtract	R	SUB	rd.rel.rez	SUBW rd.rsl.rs2		RETum (us	es JALR x0,0,ra)	1	RET	1	Option	nal	Atomic Inst	ruction Exten	sion: RVA			LoaD indeXed	R	VLDX	rd.rsl.rs2
Add Open March Company Description Company C	Load Honor Imm	11	1117	ed ine	Ontional Com	nrace	ad (16-	hit) Inchructio	n E	dangian: DV22C	Category	-					PVSAA	_	CToon	0	1107	
Logical Description Logi		52.	750	22070000		Front	eu (10-)					rycan			- Control of the Cont							
Modern						CL	0.714					ors Conditions										
Columnication Columnicatii Columnication Columnication Columnication Columnication																						
Property																						
## AND R Jan Prijert Post Lord Double C C 1.70 74 741 740 710 74 741 740																						rd.rsl.rs2
AND Compare is 1 and 2 relationship 1 and 2 relationship 2 relatio		R																			AMOAND	rd,rs1,rs2
Service Compare Service Serv		1																			AMOOR	rd,rsl,rs2
See c mmodes 1		R									Min/Max											rd,rs1,rs2
Set Unsigned R Coll Very February Coll Col									SW													rd,rsl,rs2
	Set < Unsigned	R	SLTU	rd,re1,re2			C.FSW	rel',re2',imm	FSW		MININ	num Unsigned	R	ANOMINU.W		AMONINU.D	rd,	mai,rm2	Predicate =	R		rd,rs1,rs2
Bend B Bend B B February B B February February B February Febr	Set < Imm Unsigned	1	SLTIU	rd,rel,imm	Float Store Word SF	CSS	C.FSWSP	re2,imm	FSW	re2,sp,imm*B	MAXin	num Unsigned	R	AMOMAXU.W	rd,rsl,rs2	AMOMAGU.D	rd,	s1,rs2	Predicate +	R	VPNE	rd,rsl,rs2
Bend Bend Bend Bend Bend	Branches Branch =	В	BEQ	rs1,rs2,imm	Float Store Double	CS	C.FSD	rs1',rs2',imm	YSD	rs1',rs2',imm*16	Two	Optional Fl	oati	ing-Point In	struction Exte	ensions: R	VF & R	VD	Predicate <	R	VPLT	rd,rs1,rs2
Branch S Bra	Branch #	В	BNE				C.FEDER	rs2.imm	YSD										Predicate >	R	VPOE	rd.rsi.rs2
Branch 10 Bigs 18 17 17 17 18 18 18 17 17																						rd,rs1,rs2
Branch & Unsigned B BSUT religion Fort religion BSUT religion Fort religion BSUT religion Fort religion BSUT religion Fort	Branch ≥										4555,575 22757		R									rd.rel.re2
Branch & Unsigned B Brown Part From Part Par	Branch < Unsigned	В			ADD SP Imm * 16	CI	C.ADDI168	P z0,imm	ADDI		Convert Ca			FCVT.(SID).W					Predicate OR	R	VPOR	rd,rs1,rs2
Jump & Link Register	Branch ≥ Unsigned	В	BGEU	rs1.rs2.imm	ADD SP Imm * 4	CIW	C.ADDI4SH	M rd'.imm	ADDI					FCVT.(8(D).W	U rd.rs1				Predicate XOR	R	VPXOR	rd.rsl.rs2
Synch Sync	Jump & Link J&L	1	JAL	rd, imm	SUE	CR	C.SUB	rd,rsl	SUB	rd,rd,rsl				FCVT.W. (SID)	rd,rsl	FCVT.L.(S I)} rd,:	s 1	Predicate NOT	R	VPNOT	rd,rsl
Synch hist & Data File F	Jump & Link Register	1	JALR	rd.rsl.imm	AND	CR	C.AND	rd.rs1	AND	rd.rd.rs1	ConVerT to	Int Unsigned	R	PCVT.WU.(S)D] rd.rs1	FCVT.LU.(8)	D) rd.1	31	Pred. SWAP	R	VPSWAP	rd.rs1
Symbol S	Synch Synch thread	1	FENCE		AND Immediate	CI	C.ANDI	rd.imm	ANDI	rd.rd.imm	Load	Load	1	FL(W.D)	rd,rel,imm	Calling	Conve	ntion	MOVe	R	ANOA	rd.rel
Environment CALL BOALL Section	Synch Instr & Data	1	FENCE	.1	OR	CR	C.OR	rd.rs1	OR	rd.rd.rs1	Store	Store	S	FS(W.D)	rs1.rs2.imm				ConVerT	R	VCVI	rd.rsl
BREAK		1	ECALL		eXclusive OF	CR	C.XOR	rd.rs1	AND	rd.rd.re1	Arithmetic	ADD	R				zero		ADD	R	VADD	rd.rs1.rs2
Control Status Register (CSR) Read/Wite CSR) Read/Wite CSR) Read/Wite CSR) Control Status Register CSR) Shift Shift his fitt fill more CI C.U.I. rd.i.ms LUI rd.i.ms ESR rd.rd.i.ms SUIVide Read (Cast red Cast red Cas	BREAK	1	EBREA	3	MoVe	CR	C.MV	rd,rsl	ADD			SUBtract	R	FSUB.(SID)	rd.rsl.rs2	x1	ra	Caller	SUBtract	R	VSUB	rd.rel.reZ
Control Status Repister (CSR) Read More Read (Care Red 1 1 1 1 1 1 1 1 1			1000000		Load Immediate	CI	C.LI	rd.imm	ADDI	rd.xU.imm		MULtiply	R	FMUL.(SID)	rd.rel.re2	×2	sp.	Callee	MULtiply	R	WUL	rd.rel.re2
Read & Set Bit Compose	Control Status Regis	ster	(CSR)		Load Upper Imm	CI	C.LUI	rd,imm	LUI	rd,imm		DIVide	R	FDIV.(S D)	rd.rsl.rs2	x3			DIVide	R	ADIA	rd,rsl,rs2
Read & Glear Bit Tem Tem Read & Glear Bit Tem	Read/Write	1	CERRW	rd,csr,rs1	Shifts Shift Left Imm	CI	C.SLLI	rd,imm	SLLI	rd,rd,imm		SQuare RooT	R	FEGRI.(S D)	rd,rsl	×4	tp		SQuare RooT	R	VEGRT	rd,rel,re2
Read/Write Imm	Read & Set Bit	1	CSRRS	rd,csr,rsl	Shift Right Ani. Imm	CI	C.SRAI	rd,inn	SRAI	rd,rd,imm	Mul-Add	Multiply-ADE	R	FMADD.(S D)	rd,rs1,rs2,rs3	x5-7	±0-2	Caller	Multiply-ADD	R	VFMADD	rd,rsl,rs2,rs
Read & Set Bit Imm	Read & Clear Bit	1	CSRRC	rd,csr,rsi	Shift Right Log. Imm	CI	C.SRLI	rd,imm	SRLI	rd,rd,imm	Mul	tiply-SUBtract	R	FMSUB (S D)	rd,rs1,rs2,rs3	x8	50/fg	Callee	Multiply-SUB	R	VFMSUB	rd,rs1,rs2,rs2
	Read/Write Imm	1	CSRRW	rd,csr,imm	Branches Branch=	CB	C.BEQZ	rs1',imm	BEQ	rs1',x0,imm	Negative Mul	tiply-SUBtract	R	FENCSUB. (S D)	rd,rs1,rs2,rs3	x9	s1	Callee	Neg. MulSUB	R	VENMSUE	rd,rs1,rs2,rs
Jump Register CR C.JR rolling Telling Tell	Read & Set Bit Imm	I	CERRS	rd,car,imm	Branch ≠ 0	CB	C.ENEZ	rs1',imm	BME	ral',x0,imm	Negative	Multiply-ADD	R	FNNADD. (S D)	rd,rsi,rs2,rs3	x10-11	a0-1	Caller	Neg. MulADD	R	VENMADE	rd,rs1,rs2,rs
Loads Load System Load Halfword Load H	Read & Clear Bit Imm	1	CERRO	rd,car,imm	Jump Jump	CJ	C.J	2888	JAL	m0,imm	Sign Inject	t SiGN source	R	FEGALI.(S D)	rd,rs1,rs2	x12-17	42-3	Caller	SIGN InJect	R	VSGELL	rd,rs1,rs2
Load Halfword I Lib rd_rsl_ims			(-)550000		Jump Register	CR	C.JR	rd.rs1	JALR	x0.rs1.0	Negative	e SiGN source	R	PSGNUM. (SID)	rd.rsi.rs2	x19-27	82-1	1 Callee	Neg SiGN inJect	R	VSGNJN	rd.rs1.rs2
Load Halfword Table Tabl					Jump & Link 18.1	CJ	C.JAL	2000	JAL	ro.inm	Xo	r SiGN source	R	FSONIX. (SID)	rd.rs1.rs2	x28-31	t3-t	6 Caller	Xor SIGN InJect	R	VSONJX	rd.rs1.rs2
Load Byte Unsigned 1 LBU	Loads Load Byte	1	LB	rd.rsl.imm	Jump & Link Register	CR	C.JALR	rsl	JALR	ra.rel.D	Min/Max	MNimum	R	FMIN (S(D)	rd.rsl.rs2	f0-7	ft0-	7 Caller	MINimum	R	ANIM	rd.rsl.rs2
Load Byre Unsigned 1 Life Life	Load Halfword	1	LH.	rd.rsl.imm	System Env. BREA	CI	C. EBREAK		EBRE	AK		MAXimum	R	FMAX. (510)	rd.rsl.rs7	f8-9	fs0-	Callee	MAXimum	R	VMAX	rd.rsl.rsZ
Load Half Unsigned 1 LHJ rd, rsl, imm rsl, rsl, rsl, rsl, rsl, rsl, rsl, rsl,								nal Compress			Compare		5.5									rd.rel.re2
Load Word 1 LN rd_rs1_inm LD rd_rs1_inm rd_rs																			7000000			
Store Stor		1																				
Store Halfword Stor		-	100000		U. 14710171001	-	100000000							100 C		1000				-	110000	
Store Word Sto	the second secon							0.00													_	
32-bit Instruction Formals 15-bit (RV) Instruction Formals 15-bit (R	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		0.000	rs1,rs2,imm	1000 - 10		SUBtract				100				rd	zero	- This is the second			-	-	
1	Store Word										e Read R	ounding Mode	R	FRRM	rd	ra	Return	address	EXTRACT	R	VEXTRAC	I rd.rel.reZ
R funct rs2 rs2 funct3 rd opcode State t rd, rs1 rs2 rs2 funct3 rd opcode State t rd, rs2 rs2 rs2 funct3 rd opcode State t rd, rs2 rs2 funct3 rd opcode State t rd, rs2 rd, rs2 rd, rs2 rd, rs2 rd, rs2 rd, rs2 rd, rs3 rd, rs2 rd, rs3 rd, rs3 rd, rs4 rd		32	-bit Ins	truction Form	ats						Read Flags	R	FRFLAGS	rd	sp	Stack	pointer	MERGE	R	VMERGE	rd,rm1,rm2	
The design of the control of the c											Sw			150000000000000000000000000000000000000		102550	71 70000000	Control of the last	2,50,000,000	000	100000000000000000000000000000000000000	
S Imm 11:5 n2 rst funct3 imm (40) opcode opcode opcode opcode opcode opcode opcode opcode opcode opcode opcode op		T.	54				38233				700,000			200000000000000000000000000000000000000		2000	7000000	1	OLLLO!		1.022301	
		-	2				-		101		- Swap R						1					
imm[31,12] rd opcode rd opcode rm rs1 imm rs1 rd opcode rm rs1 imm rs2 rd opcode rm rs3 rd rm rs3 rd rm rs3 rd rd rd rd rd rd rd r					A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		-	Funct2 imm tel on			I.	-		100000000000000000000000000000000000000		and the same of the same of	- Company					
U imm [20] [0.1] [11] [9.12] rd opcode CS funct3 imm rs1' imm rs2' op Swap Flags Imm I FSFLAGS1 rd.imm a0-7.fa0-7 Function args SNSC-V calling convention and five optional extensions: 8 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-b				ear remote		ed opende CIW fun			ogot and the second			ng Mode Imm	1	FSRMI	rd.imm	80-11,fs0-1	Saved	register	S			
CS funct3 offset rs1' offset op RISC-V calling convention and five optional extensions: 8 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-b				[2]					410.4		Sw	rap Flags Imm	1	FSFLAGSI	rd,imm	a0-7,fa0-7	Functi	on args				
Table Control of the)	-51 43	e-daties.		1 300 1 Opc	collic :														s eac	h for 32-	and 64-bit data
CB funct3 jump target op (RV32F, RV32D); and 53 RV32V. Using regex notation, {} means set, so FADD. {F D} is both FADD. F and FADD. D. RV32{F D}							Louis	Angelow Constitution - August														

Initially 47 instructions, now over 1,000, in 70+ ISA extensions




RISC-V calling convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point instructions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point instructions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point instructions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point instructions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventions search for 32- and 64-bit date of the convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point convention and two optional extensions: 8 RV32N, 11 RV32A, 3 floating-point conventio







RISC-V Profiles & Platforms



2022 Platform Definitions

- What is this for?
 - Limited variations for distros to support
 - Complete description for software to optimize and customize to the platform
- Initial Targets
 - Linux Dev
 - o RTOS (TBD)
- Content
 - Profiles
 - Binary Interfaces
 - Discovery
 - Device tree
 - G



Ways of grouping the many extensions....







RISC-V Evolving (2022)

Adaptable

Today

- Bases: RV32I, RV64I
- Extensions (70 to date): ACDFHMQV, priv 1.12, SV*, Zb, Zfinx, Crypto Scalar, etc.
- Non-ISA: psABI, SBI, UEFI, Etrace
- Organization: 9 committee, 28 Special Interest Groups (strategy, gap analysis & prioritization), 26 Task Groups (creating specifications)
- Member defined custom extensions (X). for example XVentanaCondOps or V0.7
- No baggage
- Efficient: modular, modern ISA









Tomorrow

- Bases: RV32E, RV64E
- Profiles: RVI20, RVA20, RVA22, RVA23
- Extensions (~30): Crypto Vector, Zc, subsets, etc.
- Non-ISA: ACPI, AP-TEE, IOMMU, IOPMP, Nexus, PLIC, SEE, Security Model, Unified Discovery, Watchdog Timer, CMQRI



Profiles: RVA24, RVM

Platforms: OS-A, OS-M

Extensions: P, Matrix

Beyond: CHERI, GPU









Agenda

- Introduction to Imperas
- Introduction to RISC-V



- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







The RISC-V Disconnect

RISC-V Core User

Expects core quality to be
the same as Arm



RISC-V Core Developer
Unlikely to have resources needed be
able to develop all the technologies
required to perform the same level of
verification as Arm







Putting Processor Verification into Context....

1,000,000,000,000

The number of verification cycles Arm uses when verifying an Arm core

- SystemVerilog simulator executes 2,000 cycles / second
 15,000 SystemVerilog simulators running for 1 year
- HW emulator or FPGA runs at 1,000,000 cycles / second
 ⇒30 years of running needed...
- OK so this is for high end performance OoO, MP, VM cores (full apps processors)
 - Embedded processors will be an order of magnitude less...







RISC-V Design Verification Challenges

- Processor verification has been a niche discipline
 - Proprietary techniques
- No industry-standard best practices or verification IP
 - Until recently... (stay tuned)
- Techniques from ASIC/SoC verification are insufficient
- New methods are required
 - Take advantage of what has worked in the ASIC world
 - Add to it and enhance for RISC-V







So what is being done in the RISC-V world

- In the RISC-V world, it is unlikely that one company can spend the \$ or can hire the people to develop all they need...
 - [Arm relies on ISA / design royalty, Intel relies on silicon sale...]
- 1) Partnering and Collaboration in non-competitive areas
- 2) Attracting players into the verification ecosystem to develop needed solutions
- 3) Building standards to facilitate re-use and efficiency
- If it does not differentiate your product offering / company
 - You can collaborate externally
 - You can license commercial tools







So what have we learnt in last 5 years... There are many approaches for 'verification' of new processors

- Does a program run? 'hello world' tests
- Is there simple correct computation? 'self checking tests'

Simple tests

Signature checking – 'post simulation signature dump compares'

Compliance

- Trace log checking 'post simulation trace file compare'
- Basic step and compare co-simulation 'instruction retire compare'
- Advanced, e.g. commercial solutions 'async-lock-step-compare'
- Verification
- [Note: this discussion is only about dynamic simulation verification there are of course many excellent commercial formal verification solutions]







Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?



- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







RISC-V processor verification environment components

- Test Programs
- Instruction Set Simulators
- DUT + Tracer
- Processor reference model
- Verification IPs







Test programs

Directed tests

- Write your own
- Compliance tests (RISC-V International)
- Architectural Compatibility test suites (Imperas open source riscvISATESTS)
- Configurable Commercial test suites (e.g. Imperas PMP and Vector)
- Other open source, e.g. OpenHW directed test suites (synchronous & asynchronous)
- Instruction stream generators (ISG)
 - Configurable to match processor extensions
 - Open source solutions
 - e.g. riscv-dv (Google / CHIPS Alliance)
 - Commercial solutions
 - e.g. Valtrix STING








Instruction Set Simulators

- ISS
 - Simulate the execution of a program on a processor
 - Produce a trace file output
 - Open source solutions
 - Commercial/closed-source solutions
 - e.g. riscvOVPsimPlus










DUT + Tracer

- DUT (Design Under Test)
 - RTL for RISC-V processor
 - Memory model and bus i/f
 - Ability to load test program into memory
- Tracer
 - Extracts information needed for DV
 - e.g. PC, register values
 - Bespoke to particular microarchitecture
 - Often written by processor designers
 - Can use RVVI-TRACE standard










Processor Reference Model

- Reference model requirements:
 - Configurable to select RISC-V ISA extensions
 - Ability to extend / add customizations (e.g. instructions, CSRs)
 - Can run in co-simulation configuration
 - Can be controlled from other simulator
 - Ability to "step" reference model at significant events (retire, trap)
 - Can run in lock-step with the RTL simulator
 - Functions to query state of model for comparison










Imperas is used as RISC-V Golden Reference Model





http://www.imperas.com/riscv

- Imperas provides full RISC-V Specification envelope model
- Industrial quality model /simulator of RISC-V processors for use in compliance, verification and test development
- Complete, fully functional, configurable model / simulator
 - All 32bit and 64bit features of ratified User and Privilege RISC-V specs
 - Vector extension, versions 0.7.1, 0.8, 0.9, 1.0
 - Bit Manipulation extension, versions 0.90, 0.92, 0.93, 0.94, 1.0.0
 - Hypervisor version 0.6.1, 1.0
 - Debug versions 0.13.2, 0.14, 1.0.0
 - K Crypto Scalar version 0.7.1, 1.0.0
 - K Crypto Vector version 0.3.0
 - P DSP versions 0.5.2, 0.9.6
- Model source included under Apache 2.0 open source license







Imperas RISC-V reference model



RISC-V
Reference
Model

Wodel

Wedless and the second seco

 Separate source files and no duplication to ensure easy maintenance

Imperas Simulator

- Imperas or user can develop the extension
- User extension source can be proprietary

- Imperas develops and maintains base model
 - Base model implements RISC-V specification in full
- Fully user configurable to select required ISA extensions
- Fully user configurable to select which version of each ISA extension
- Imperas provides methodology to easily extend base model
- Imperas model is architected for easy extension
 & maintenance







Verification IPs

- Requirements:
 - Instance in SystemVerilog test bench
 - Scoreboard
 - Functional Coverage
 - Logger
 - Signature writers
 - Virtual peripherals (for async event generation)
 - Comparators
 - Synchronizers
 - Fault injectors
 - ...







Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components



- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







Compliance versus Verification

- Need to be clear what focus of testing is
 - Architecture
 - ISA Definition
 - Micro-Architecture
 - In-Order, Out-Of-Order, Simple-Scalar, Super-Scalar, Transactional Memory, Branch Predictors, ...
- These are very different
 - One is about ISA specification
 - Other is about details of a specific implementation
 - This is the difference between "Compliance" and Design Verification
- In the RISC-V Foundation, "Compliance" testing is checking the device works within the envelope of the agreed specification
 - i.e. "have you read and understood the specification"
 - For RISC-V, compliance testing is a very small percentage of full hardware verification...








Many approaches for 'verification' (recap)

- Does a program run? 'hello world' tests
- Is there simple correct computation? 'self checking tests'
- Signature checking 'post simulation signature dump compares'
- Trace log checking 'post simulation trace file compare'
- Basic step and compare co-simulation 'instruction retire compare'
- Advanced, e.g. commercial solutions 'async-lock-step-compare'
- [Note: this discussion is only about dynamic simulation verification there are of course many excellent commercial formal verification solutions]













RISC-V processor 'verification' approaches

• Simple:

- run program 'hello world' tests
- self checking tests

• Compliance:

- post simulation signature dump file compare
- post simulation trace log file compare

• Verification:

- Basic 'instruction retire step compare' co-simulation
- Quality 'async lock step compare' co-simulation







Simple Level Self-Checking Tests

- Components:
 - RISC-V processor (DUT) and test program; optionally ISS
- Process:
 - Each test program checks its results
 - Prints message to log
 - Or writes bit to memory
 - for later reading









Simple Level Self-Checking Tests: Pros and Cons

• Pros:

- Simple to set up and execute
 - Free ISS: https://github.com/riscv-ovpsim
 - Free compiler: https://github.com/Imperas/riscv-toolchains
- RISC-V tests freely available, e.g. Berkeley tests
 - https://github.com/riscv-software-src/riscv-tests

• Cons:

- Simple tests cover a small subset of processor functionality
- Not a complete DV strategy








Compliance Level Post-Simulation Signature File Comparison

Components:

- RISC-V processor (DUT) and test program
- ISS + reference model

Process:

- Run the test program on the DUT and save the output (signature file)
- Run ISS + reference model, write signature file
- Compare / diff file results
- This is the approach taken by RISC-V International for their architectural validation ("compliance tests")









Compliance Level Post-Sim Signature file compare : Pros and Cons

• Pros:

- Simple to set up and execute
 - Free ISS: https://github.com/riscv-ovpsim
 - Free compiler: https://github.com/Imperas/riscv-toolchains
- RISC-V tests & compliance level tests freely available

• Cons:

- Directed tests cover a subset of processor functionality
- Easy to have incomplete or wrong info in signatures (misses behaviors)
- Not a complete DV strategy







Compliance level Post-Simulation Trace Log File Compare


- Components
 - Test programs
 - Can be generated by an ISG Instruction Stream Generator
 - Instruction Set Simulator (ISS) + reference model
 - DUT and Tracer
 - RTL simulator
 - Comparison script







Compliance Level Post-Simulation Trace Log File Compare: Process



- 1) Run random generator (ISG) to create tests
- 2) Simulate using ISS; write trace log file
- 2) Simulate using RTL; write trace log file
- 3) Run compare program to see differences / failures







Compliance Level Post Sim Trace Log File Compare: Pros and Cons

• Pros:

- Availability of quality RISC-V simulators (e.g. riscvOVPsimPlus from Imperas)
- Simple to set up and use

• Cons:

- Must run RTL simulation to the end
- Cannot debug live
- Difficult to verify asynchronous events (e.g. interrupts, debug requests)
- Incompatible trace formats (between RTL, ISS, ...)
- Easy to skip instructions, and only compare selected few
- Not a comprehensive DV strategy







Verification Level Sync. Step-And-Compare co-simulation

Components


- Test programs (can be compliance, directed, or generated by an ISG)
- Processor reference model
- DUT and tracer
- Step-and-compare logic
- Comprehensive test bench
- RTL simulator







Verification Level Sync. Step-And-Compare co-simulation : Process



- Reference model is encapsulated in a SystemVerilog testbench
- Control block steps both DUT and reference model
- Extracts data from each; compares results on-the-fly
- Differences reported immediately







Verification Level Sync. Step-And-Compare co-sim: Pros and Cons

• Pros:

- Instruction by instruction lock-step comparison
- Comparison of execution flow, program data, internal state
- Errors are flagged immediately no runaway simulations
- Detects synchronous bugs

• Cons:

- Step-and-compare logic can be fragile and error prone
- Does not easily verify asynchronous events







Verification Level Async. Step-And-Compare co-simulation

Components


- Test programs (can be generated by an ISG)
- Processor reference model
- DUT and tracer
- Asynchronous event drivers (e.g. UVM agents)
- RISC-V VIP
- Comprehensive test bench
- RTL simulator







Verification Level Async. Step-And-Compare co-simulation: Process



- Asynchronous events are driven into the DUT
- Tracer informs reference model about async events
- Verification IP handles scoreboarding, comparison, coverage, pass/fail







Verification Level Async. Step-And-Compare co-sim: Pros and Cons

• Pros:

- All the benefits of sync. step-and-compare
- Responds to asynchronous events
- Checking is done for you
- VIP is reusable across different core DV projects
- Ease of use
- Training, documentation, and support

Cons:

Cost of VIP licenses







Verification Levels: Summary

	Check basic functionality (E.g. compliance)	Supports constrained- random stimulus	Simulation ends after specified # of errors	Debug at the point of error	Verifies asynchronous events	Achieves verification closure
Self-checking tests	~					
Signature file compare	✓					
Post-sim trace file compare	✓	✓				
Synchronous step and compare	~	✓	✓	~		
Asynchronous step and compare	~	~	~	~	✓	~







Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches



- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary








Open Standards RISC-V Verification Interface: RVVI

- RVVI = RISC-V Verification Interface
 - https://github.com/riscv-verification/RVVI
- Work has evolved over 3 years
 - Imperas, EM Micro, SiLabs, OpenHW
- Standardize communication between DUT, testbench, and RISC-V VIP
- Two parts (currently):
 - RVVI-TRACE: signal level interface to RISC-V VIP
 - RVVI-API: function level interface to RISC-V VIP










Open Standard: RVVI-TRACE

- Defines information to be extracted by tracer
- SystemVerilog interface
- Includes functions to handle asynchronous events
 - e.g. interrupts, debug requests



https://github.com/riscv-verification/RVVI/tree/main/RVVI-TRACE








Open Standard: RVVI-API

RVVI-API



- Standard functions that RISC-V processor VIPs need to implement
- Supports a step-and-compare cosimulation methodology
- C and SystemVerilog versions available
- https://github.com/riscvverification/RVVI/blob/main/include /host/rvvi/rvvi-api.h







Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards



- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







RISC-V Processor VIP


- Requirements:
 - Standard interface to receive tracer data
 - Standard way to receive asynchronous events
 - Configurable, extendable RISC-V processor reference model
 - Methods to configure, control and query the reference model
 - Mechanism to compare DUT state with the reference model and report errors/mismatches
 - A method to verify DUT response to asynchronous events







ImperasDV Configurable Reference




- Imperas configurable reference model
 - Fully user configurable to select required ISA extensions, versions
 - Extensible to match user customizations
- Configuration methods related to memory map (volatile regions) and CSRs







Imperas DV Components Control and Introspection




- RVVI-TRACE data is converted into function calls (RVVI-API) which provide DUT state information to the reference model
- Synchronization keeps the reference model running in lockstep with the DUT







Imperas DV Components Asynchronous Events




- Predictive engine is notified about asynchronous events via RVVI-API
- Analyzes the current state of the DUT and determines which responses to these events are legal







ImperasDV Components Comparison




- RVVI-API methods invoke comparison between RTL and reference
- Scoreboard keeps track of all passed and failed comparisons







Imperas DV Components Coverage interface and Logging



 RVVI-TRACE data is used for functional coverage sampling (trace2cov) and to produce detailed logfiles for debug (trace2log)








ImperasDV + RVVI: Process

- Instantiate VIP in a testbench
- Connect tracer using RVVI-TRACE i/f
- DUT and reference model run the same program
- Retire, trap events communicated over RVVI
- Internal state continuously compared
- RVVI-TRACE monitored for async events
- Predictive engine verifies legal scenarios









ImperasDV using RVVI

• Pros:

- Checks full machine state at every event
- Sequence checking is done for you
- Errors are flagged immediately, and in detail
- Finds synchronous and asynchronous bugs
- Reusable across different core DV projects
- Interchangeable due to standard interface (RVVI)
- Ease of use
- Training, documentation, and support

• Cons:

Cost of VIP licenses







Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP



- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







RISC-V Functional Coverage

For a processor there are different types of functional coverage required:

- Standard ISA architectural features
 - unpriv. ISA items: mainly instructions, their operands, their values
 - => these are standard and the same for all RISC-V processors it is the spec...
- Customer core design & micro-architectural features
 - priv. ISA items, CSRs, Interrupts, Debug block, ...
 - pipeline, multi-issue, multi-hart, ...
 - Custom extensions, CSRs, instructions







RISC-V Instructions (Standard ISA Architectural Feature)


- There are many different instructions in the RV64 extensions:
 - Integer: 56, Maths: 13, Compressed: 30, FP-Single: 30, FP-Double: 32
 - Vector: 356, Bitmanip: 47 Krypto-scalar: 85
 - P-DSP: 318
 - For RV64 that is ~1,000 instructions...
- Each instruction needs SystemVerilog covergroups and coverpoints
 - 10-200+ lines of SystemVerilog for each instruction
- 10,000-100,000++ lines of code to be written
 - Not design or core specific







Machine-generated Functional Coverage









riscvISACOV

https://github.com/riscv-verification/riscvISACOV

- Machine-generated functional coverage code for the RISC-V ISA Feb. 2023 status:
 - Extensions covered: 53
 - Instructions covered: 559
 - Covergroups: 559
 - Coverpoints: 5036
- Well documented in markdown
- Includes verification plan information in csv format
- RV32I extension available open source under Apache
- Other extensions available under Imperas Proprietary license







riscvISACOV: Coverage levels

- Compliance basic
 - Essential items to be covered
 - e.g. number of times instruction is executed, register values
- Compliance extended
 - Cross coverage using basic coverpoints
 - e.g. cross floating point register values with rounding modes
- DV Unprivileged basic
 - Essential and cross coverage involving unprivileged mode items
 - e.g. FPU special values for registers

(there are also 3 more comprehensive DV levels - WIP)







riscvISACOV: Documentation and VPlans

Auto-generated documentation and csv files for inclusion in Verification Plans

```
RV64D,D Standard Extension for Double-Precision Floating-Point,2.2
    xlen,64
3
   Extension, Subset, Instruction, Description, Covergroup, Coverpoint, Coverpoint Description, Coverage Level, Pass/Fail Criteria, Test Type, Cov
    RV64D, fadd.d, fadd d cg.,,,,
    ,,,,,cp_asm_count, Number of times instruction is executed, Compliance Basic, Check against Reference Model, Constrained-Random, Functions
    ,,,,cp_fd,FD (FPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
   ,,,,,cp fs1,FS1 (FPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
    ,,,,,cp_fs2,FS2 (FPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
    ,,,,cp_frm,Floating Point FRM (Rounding mode) given as an operand,Compliance Basic,Check against Reference Model,Constrained-Random
    ,,,,,cp csr fcsr frm, "Value of fcsr CSR, frm field", Compliance Basic, Check against Reference Model, Constrained-Random, Functional Cove
    ,,,,,cp_csr_fcsr_fflags, "Value of fcsr CSR, fflags field",Compliance Basic,Check against Reference Model,Constrained-Random,Functions
    ,,,,,cp_csr_frm_frm, "Value of frm CSR, frm field",Compliance Basic,Check against Reference Model,Constrained-Random,Functional Covera
    ,,,,cp csr fflags fflags, "Value of fflags CSR, fflags field", Compliance Basic, Check against Reference Model, Constrained-Random, Func
    ,...,cp fd vals,FD FPU Special values,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
    ,,,,,cp_fs1_vals,FS1 FPU Special values,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
    ,,,,,cp fs2 vals,FS2 FPU Special values,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
    ,,,,cr_fd_frm,FD FRM (ins rounding mode) Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Cover
    ,,,,,cr_fs1_frm,FS1 FRM (ins rounding mode) Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Co
    ,,,,,cr fs2 frm, FS2 FRM (ins rounding mode) Cross, Compliance Extended, Check against Reference Model, Constrained-Random, Functional Co
    ,,,,,cr_fd_vals,FD FPU values Cross,DV Un-privileged Basic,Check against Reference Model,Constrained-Random,Functional Coverage
   .....cr fs1 vals.FS1 FPU values Cross.DV Un-privileged Basic.Check against Reference Model.Constrained-Random.Functional Coverage
    ,,,,cr_fs2_vals,FS2_FPU_values_Cross,DV_Un-privileged_Basic,Check_against_Reference_Model,Constrained-Random,Functional_Coverage
    ,,,,,cr fd fs1,FD FS1 Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Coverage
    ,,,,,cr_fd_fs2,FD FS2 Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Coverage
   ,,,,,cr_fs1_fs2,FS1_FS2_Cross,Compliance Extended,Check against Reference Model,Constrained-Random,Functional Coverage
   RV64D,,fclass.d,,fclass_d_cg,,,,,
   ,,,,,cp_asm_count,Number of times instruction is executed,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
```

riscvISACOV: RISC-V SystemVerilog Functional Coverage: RV32I

ISA Extension: RV32I

Specification: I Base Integer Instruction Set

XLEN: 32

Instructions: 37

Covergroups: 37 Coverpoints total: 438

Coverpoints Compliance Basic: 204 Coverpoints Compliance Extended: 234

Extension	Subset	Instruction	Covergroup	Coverpoint	Coverpoint Description	Coverpoint Level
RV32I		addi	addi_cg	cp_asm_count	Number of times instruction is executed	Compliance Basic
				cp_rd	RD (GPR) register assignment	Compliance Basic
				cp_rd_sign	RD (GPR) sign of value	Compliance Basic
				cp_rs1	RS1 (GPR) register assignment	Compliance Basic
				cp_rs1_sign	RS1 (GPR) sign of value	Compliance Basic







Functional Coverage Examples

- riscvISACOV
 - https://github.com/riscv-verification/riscvISACOV
- OpenHW Group core-v-verif
 - https://github.com/openhwgroup/core-vverif/tree/master/cv32e40s/env/uvme/cov









Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors



- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor
- Summary







Verification Case Study – CV32E40X


- OpenHW Group CV32E40X RISC-V core
 - 4 stage pipeline, embedded class core:
 - RV32I, RV32E
 - [M|Zmmul][A]Zca_Zcb_Zcmb_Zcmp_Zcmt[Zba_Zbb_Zbs|Zba_Zbb_Zbc_Zbs]ZicntrZihpm ZicsrZifence
 - X interface
 - Evolved from work on the CV32E40P core (originated from Pulp platform)
 - Focus of OpenHW Group is high-quality cores verified to industry standards
 - CORE-V-VERIF environment modified to use ImperasDV in fall 2022







CORE-V-VERIF using ImperasDV










Demonstration

- DUT: OpenHW Group CV32E40X RISC-V processor
 - Simulation: passing test
 - Simulation: failing test
 - Simulation: asynchronous event bug
- Screenshots from the video demonstration now follow











































VIDEO: Asynchronous


• 4:38

















Verification Case Study – HMC/OSU Wally

- Overview of the core
- Testbench with RVVI, ImperasDV
- Demonstration runs
- Current status







Verification Case Studies

- Wally RISC-V core
 - Configurable core:
 - RV32I, RV32E, RV64I, RV64E
 - A, C, F, D, M extensions, privileged modes, CSRs
 - MMU/TLB virtual memory, caches
 - Developed at Harvey Mudd College / Oklahoma State University
 - Focus is high quality core for processor architecture education
 - Status in January 2023 before starting to use ImperasDV for verification:
 - passing all RISC-V International compliance tests, Imperas compatibility tests
 - Using Compliance Level post sim signature file compare
 - boots Linux
 - now in OpenHW as CORE-V Wally (https://github.com/openhwgroup/cvw)








Wally + ImperasDV

- RVVI Tracer: 1/2 day of effort
- Testbench: 1/2 day of integration
- 2 days effort resolve tracer/integration issues










Wally: RVVI, ImperasDV: base use model: verification










Wally: RVVI, ImperasDV: verification with coverage










Wally: RVVI, ImperasDV: verification with compliance suite & merged coverage
















Wally: RVVI, ImperasDV: verification with compliance suites & Google riscv-dv ISG & merged coverage










Wally: RVVI, ImperasDV: verification with compliance suites & Google riscv-dv ISG & directed tests & merged coverage











Wally + RVVI + ImperasDV – Status (Feb. 2023)

- RVVI Tracer: 1/2 day of effort
- Testbench: 1/2 day of integration
- 2 days effort resolve tracer/integration
- Results:
 - 20+ bugs found almost immediately
 - With improving functional coverage analysis
- Stimulus: riscv-dv











Agenda

- Introduction to Imperas
- Introduction to RISC-V
- RISC-V processor verification challenges
 - Why is RISC-V processor DV so critical?
- RISC-V processor verification environment components
- RISC-V Verification approaches
- RISC-V Verification standards
- RISC-V Verification IP
- Functional coverage for RISC-V processors
- Verification Case studies
 - OpenHW Group CV32E40X processor
 - Wally RISC-V processor



Summary







Summary

- Processor verification requires unique approaches to ensure the quality of the processor IP
- The verification method chosen will impact the processor's quality
- Open standards such as RVVI permit efficiency, reuse, and development of RISC-V processor VIP
- The RISC-V ISA is an excellent application for machine-generated functional coverage (e.g. riscvISACOV)
- ImperasDV RISC-V VIP enables a comprehensive processor DV environment that works out of the box







Questions

• Thank you

Aimee Sutton

Lee Moore

Simon Davidmann

aimees@imperas.com

moore@imperas.com

simond@imperas.com





